Foreword: Special Section on "The Reliability of Advanced Microelectronic Packaging—Part I: Management of Thermal Effects"

MODERN technologies and devices ranging from smartphones, computers, cloud computing, industrial automation, and automobiles to the Internet of Things are enabled by integrated circuits (ICs) and their associated packages. The ICs have evolved from the early small-scale integration (SSI) to the later more complex very-large-scale integration (VLSI) and the subsequent ultra-large-scale integration (ULSI), in a continuous quest for improved functionality, higher performance, smaller form factors, and lower cost. The rate at which metal–oxide–semiconductor field-effect transistors (MOSFETs) counts on a chip have increased has generally followed Moore's law, which states that the transistor count per chip doubles approximately every two years.

As the shrinking of the critical dimensions of the ICs has become more challenging, the advancement of packaging technologies that focuses on improving the package density to provide cost-effective performance improvements is gaining increased momentum. In the 1990s, a new trend in package miniaturization started. This trend was fueled by the need for "near die-size" type of packages for mobile devices such as laptops and mobile phones in order to reduce the form factor and cost. A concept of 3-D integrated circuit (3-D IC) was put forth by TI researchers Robert Haisty *et al.* in 1964. It involves stacking multiple layers of circuitry in a single package. Most significantly, it provides the semiconductor industry a new direction to grow. The 3-D ICs have gone through demonstrations in Japan, Europe, and the USA and have been commercialized since 2004.

The trend of high-density packaging, nonetheless, poses new package performance and reliability issues that must be understood and addressed. The reliability of advanced microelectronic packaging has emerged as the top priority across multiple growth markets for semiconductors, including automotive, industrial, and cloud-based computing. In addition, the reliability of mission-critical packages, some of which are for life-saving, need to be very high.

The power density of Joule heating in a Si device area with 10⁷ transistor/cm² can reach about 40 W/cm² and higher. The high-density characteristic of advanced microelectronic packaging, together with new materials used in the package,

can compound Joule heating effects and make the management of thermal effects a formidable task. As a result, the elevation of temperature during the IC/package operation accelerates physical and chemical processes such as electromigration, thermomigration (TM), diffusion, solid-state reaction, and corrosion, all of which can cause reliability failures of the package. Grain boundary and surface scattering of conduction electrons are enhanced, which can cause the degradation of signal integrity. Nonuniform power generation on the chip and increased heat dissipation rates can lead to large temperature gradients, which can increase stresses induced by the thermal mismatch. With a temperature difference of 1 °C across a microbump with a height of 10 μ m, the temperature gradient is 1000 °C/cm. The gradient can be too large to be ignored in terms of TM and makes small flip-chip solder joints particularly vulnerable to TM-induced failures. On the other hand, nonetheless, beneficial applications have been derived from the utility of thermal effects. For example, in the assembly of packages, TM has been used to achieve bonding in packaging faster than isothermal treatment. The purpose of this Special Section is to address some of these issues and advance the state of the art.

In this first part of the two-part Special Section, we present the most recent research on advanced microelectronic packaging reliability. Part one of the Special Section contains the following six papers on the thermal effects.

- Tu and Gusak have presented a unified model of the equations of mean-time-to-failure for TM and stress migration.
- Jung *et al.* have achieved thermal emission improvement by efficient thermal conduction and warpage mitigation by vertical symmetry and strain distribution, for fan-out package.
- 3) Liang *et al.* have studied the bending of fine-pitch Cu redistribution layers to improve the electromigration resistance, for fan-out package.
- 4) Catalano *et al.* have presented a comprehensive comparison of single-sided cooled (SSC) technology and double-sided cooled (DSC) technology that takes into account of electrical performance and mechanical reliability, in addition to heat dissipation.
- 5) Kumar *et al.* have addressed a matrix rational approximation (MRA) model to predict the impact

Digital Object Identifier 10.1109/TCPMT.2020.3021317

^{2156-3950 © 2020} IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

of temperature and dielectric roughness on the signal integrity of the interconnect networks.

6) Attari and Arróyave have provided a phase-field model of TM for proactive control of the complex heat treatment processes, to speed up the bonding for low-volume solder interconnects.

We are very grateful for the encouragement and assistance provided by Dr. Ravi Mahajan, Managing Editor; Dr. K. Ramakrishna, Senior Area Editor; Denise Manning, Administrator of the IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECH-NOLOGY; and Prof. Xuejun Fan, Mechanical Engineering Department, Lamar University, Beaumont, TX, USA. YAN LI, *Guest Editor* Corporate Quality Network Intel Corporation Chandler, AZ 85226 USA (e-mail: yan.a.li@intel.com)

WENTAO QIN, *Guest Editor* Technology Assessment and Characterization Lab Quality Department ON Semiconductor Phoenix, AZ 85008 USA (e-mail: wentao.qin@onsemi.com)



Yan Li received the B.S. and M.S. degrees in physics from Peking University, Beijing, China, in 1996 and 1999, respectively, and the Ph.D. degree in materials science and engineering from Northwestern University, Evanston, IL, USA, in 2006.

She is currently a Senior Staff Package Engineer with the Failure Analysis Lab, Assembly Test and Technology Development, Intel Corporation, Chandler, AZ, USA. As the Lead Package Failure Analysis Engineer of 3-D package technology development projects at Intel, she has been actively involved in numerous packaging-related technical solutions and focusing on the quality and reliability of electronic packages, fundamental understanding of failure modes, and failure mechanisms of electronic packages, and developing new tools and techniques for fault isolation and failure analysis of 3-D electronic packages. She has published over 20 articles and holds two patents in the microelectronic packaging area. She is the co-editor of a book titled *3D Microelectronic Packaging: From Fundamentals to Applications* (Springer), which is highly recognized in the semiconductor industry.

Dr. Li is a Senior Member and a contributor for many international professional associations, such as the Minerals Metals and Materials Society (TMS), the American Society for Metals (ASM), and the Electronic Device Failure Analysis Society (EDFAS). She received the TMS EMPMD Young Leader Professional Development Award in 2014. She has been appointed as an Organizer at the TMS and International Symposium for Testing and Failure Analysis (ISTFA) Annual Conference since 2011. She has been serving on the Technical Committee of the International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) since 2018.



Wentao Qin received the B.Sc. degree from the University of Science and Technology of China, Hefei, China, in 1992, and the Ph.D. degree from the University of Missouri-Rolla, Rolla, MO, USA, in 2001.

After graduation, he worked as a TEM Engineer with the Semiconductor Sector, Motorola, Mesa, AZ, USA, and ON Semiconductor, Phoenix, AZ, USA. For one year, he had been a Post-Doctoral Research Fellow with the Center of Fuel Cells and Batteries, Georgia Institute of Technology, Atlanta, GA, USA, in 2009, during which he contributed to six papers in high-impact journals, including *Nature Communication, Nano Energy, Nano Letters*, and *Energy & Environmental Science*. He is currently a Materials Science/TEM Engineer with the Technology Assessment and Characterization Lab, ON Semiconductor. He has published over 30 peer-reviewed journal articles and conference papers. He holds one U.S. patent on packaging. His research interests are in the structure–property correlation for materials science in the semiconductor industry, including the applications of thermodynamics and kinetics in

solid-state reactions/phase transformations and electrochemistry/corrosion.

Dr. Qin has served as a Technical Committee Member for the IPFA. He received the Outstanding Paper Award from the ISTFA in 2015, the subsequent honor of Exchange Paper between the ISTFA and the European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF) in 2016, and the First Place Awards in the category of False Color Images of the photo contests hosted by the Electronic Device Failure Analysis Society (EDFAS) from 2016 to 2018.