Improve Chip Side Wall Crack Issue in Nanometer Packing Process of Semiconductor

The chip side wall crack of semiconductor nanometer packaging process has always been an important technological problem that the global semiconductor packaging industry needs to overcome. This research has helped the world’s biggest semiconductor package factory to improve the chip side wall crack issue faced by nanometer wafer packaging process, thus enhancing its yield rate. After analyzing the abnormality of nanometer wafer packaging process, this research team found that the chip side wall crack problem was caused by a poor laser waveform during the laser cutting process, resulting in debris along the chip side wall. Subsequently, as the diamond cutter cuts into the chip in the following process, the cutter impacts the debris which then impacts the side wall resulting in a side wall crack. The Teoriya Resheniya Izobreatatelskikh Zadatch (TRIZ) analysis was used to deduce a suitable improvement method. After applying the TRIZ analysis, this research team confirmed that by modifying the laser equipment to create a more uniform laser waveform, the diamond cutter was able to achieve a clean cut of the chip without impacting debris and thus significantly decreased the chip side wall crack occurrences. The shipment yield rate was increased from 92.8% to 99.61% as a result of the team’s modifications.