




# Stack Diffusion Process for Cost- and Energy-Efficient Boron Emitter Formation

Marius Meßmer , Sattar Bashardoust, Udo Belledin, Bishal Kafle , Baljeet Singh Goraya, Sven Seren, Heiko Zunft, Sebastian Mack , and Andreas Wolf

**Abstract**—The boron emitter formation for tunnel oxide passivated contact (TOPCon) solar cells faces higher costs compared to the  $\text{POCl}_3$  diffusion for passivated emitter and rear (PERC) solar cells due to the requirement for higher temperatures and longer process times. This work presents an alternative energy-efficient and low cost of ownership boron diffusion approach for TOPCon solar cells, enabling a highly increased throughput compared to the typically used gas phase diffusion. We use an atmospheric pressure chemical vapor deposition borosilicate glass layer as the boron dopant source and combine it with a subsequent thermal anneal in a quartz tube furnace for dopant drive-in. Here, we either use a conventional single-slot quartz boat configuration, or, for highly increased throughput, a vertical wafer stack configuration with the wafer surfaces in direct contact with each other. We show that this approach yields an emitter doping profile comparable to the state-of-the-art gas phase diffusion with sufficient uniformity across the wafer area. We further investigate the emitter dark saturation current densities  $j_{0e}$  as well as the energy conversion efficiency of TOPCon solar cells fabricated for each configuration and compare the results to those of a  $\text{BBr}_3$  reference process. These solar cells achieve energy conversion efficiencies exceeding 23% for the stack diffusion approach. Additionally, we demonstrate a potential reduction in both the cost of ownership and the specific electricity consumption of the presented approach.

**Index Terms**—Atmospheric pressure chemical vapor deposition (APCVD), borosilicate glass (BSG),  $\text{BBr}_3$ , boron diffusion, high throughput, stack diffusion, tunnel oxide passivated contact (TOPCon).

## I. INTRODUCTION

PASSIVATED contacts on n-type monocrystalline silicon wafers are widely seen as the forthcoming cell technology. Within this decade, this technology is expected to gain a

Manuscript received 15 July 2022; revised 9 September 2022; accepted 10 October 2022. Date of publication 31 October 2022; date of current version 28 November 2022. This work was supported by the German Federal Ministry of Economic Affairs and Climate Action within the research project “NextTec” under contract number 03EE1001A. (Corresponding author: Marius Meßmer.)

Marius Meßmer, Sattar Bashardoust, Udo Belledin, Bishal Kafle, Baljeet Singh Goraya, Sebastian Mack, and Andreas Wolf are with the Fraunhofer Institute for Solar Energy Systems, 79110 Freiburg, Germany (e-mail: marius.messmer@ise.fraunhofer.de; sattar.bashardoust@ise.fraunhofer.de; udo.belledin@ise.fraunhofer.de; bishal.kafle@ise.fraunhofer.de; baljeet.singh.goraya@ise.fraunhofer.de; sebastian.mack@ise.fraunhofer.de; andreas.wolf@ise.fraunhofer.de).

Sven Seren and Heiko Zunft are with the Gebr. SCHMID GmbH, 72250 Freudenstadt, Germany (e-mail: seren.sv@schmid-group.com; zunft.he@schmid-group.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JPHOTOV.2022.3214437>.

Digital Object Identifier 10.1109/JPHOTOV.2022.3214437

considerably high market share of cell technology [1]. While the passivated emitter and rear (PERC) solar cell [2], [3] on p-type monocrystalline silicon is still the working horse in the photovoltaic (PV) industry, the PV industry is currently looking for a cost-effective way to transfer the tunnel oxide passivated contact (TOPCon) [4] solar cells into mass production. On the laboratory scale, already high energy conversion efficiencies are reported [5], [6] and also in industrial manufacturing, promising results are published [7], [8], [9]. Nevertheless, the TOPCon process still faces high costs, as apart from a significantly higher metallization cost [10], boron diffusion requires much higher temperatures and longer process times compared to the  $\text{POCl}_3$ -diffusion for PERC solar cells [10]. Recently, we presented a high throughput boron emitter formation process [11] by means of a predeposited doping source and thermal diffusion using stacked wafers. This work investigates this approach in more detail and presents a cost of ownership (COO) analysis, details on the development of the stack diffusion process, as well as independently confirmed solar cell results.

## II. APPROACH AND COST CALCULATION

The state-of-the-art emitter formation technique for TOPCon (on n-type substrate) or other n-type solar cells is the tube furnace gas phase diffusion using e.g., boron tribromide  $\text{BBr}_3$  as liquid dopant source [1]. This process includes a formation of the borosilicate glass (BSG) layer and a subsequent drive-in phase at elevated temperatures. Typical load for this process is up to 1600 wafers (up to M10 size) per process/per tube. Due to the higher temperature and longer process time, the boron diffusion process induces significantly higher processing cost compared to a  $\text{POCl}_3$ -diffusion. The recently presented high throughput approach [11] allows for a cost-effective and energy-efficient boron emitter formation. This approach features a predeposition of the BSG layer and an undoped capping layer of silicon oxide  $\text{SiO}_x$  by atmospheric pressure chemical vapor deposition (APCVD). Alternative BSG deposition methods, such as a tube furnace process using  $\text{BBr}_3$  are also possible. The following thermal process required for the in-diffusion of boron dopants into the silicon is performed in a stacked configuration to increase throughput. In this stacked configuration, a theoretical limit (volume limit for a typical tube furnace) of 10 000 wafers per process/tube enables an increase of the throughput by a factor of 6.25 for M10 sized wafers. For the following COO calculation, a conservative throughput of 6000 wafer per process/tube (factor




Fig. 1. COO calculation for the high throughput approach of BSG deposition (first and second bar) in combination with a stack diffusion process (third bar) for M10 sized wafers. The sum of the total process is shown in the fourth and fifth bar and compared to the state-of-the-art BBr<sub>3</sub> diffusion process in the sixth bar. The colors represent different cost types; see legend, including the cost of yield loss.

3.75) is assumed due to a possible mechanical limitation by the weight of the wafers.

We calculated the specific COO (cost per wafer) for our state-of-the-art process route for TOPCon solar cells with BBr<sub>3</sub> diffusion, as well as for the high throughput approach using APCVD layers and thermal stack diffusion proposed in this article. The calculations were conducted with the “SCost” COO model [12], which is aligned to the SEMI standards E35 [13] and E10 [14]. The model input data is based on industrial equipment and process parameters assuming M10 sized wafers. The results are depicted in cost split charts in Fig. 1. For the BSG predeposition we analyzed two alternative processes. As a first approach, the BSG/SiO<sub>x</sub> stack is deposited by APCVD, resulting in a COO of 1.03 €ct/Wafer. As an alternative method, we calculated a BSG deposition in a typical tube furnace process using BBr<sub>3</sub> with a load of 1600 wafers per tube/process. The COO for this approach is 0.89 €ct/Wafer, close to the cost estimated for the APCVD approach. For both the presented deposition methods, the cost model applies the stack diffusion process for the subsequent drive-in step. Here, we assume a load of 6000 wafers per tube and 10 tubes per machine. For this amount of wafers and their higher load, an adapted automation as well as increased mechanical strength of paddles is taken into account by increasing the investment cost for the equipment (furnace + automation) by 30%. Furthermore, the increased heat capacity due to the additional wafers is considered by increasing the power consumption of the machine by 23%. This results in a COO of 0.84 €ct/Wafer for the thermal process alone. The COO sum for the emitter formation with APCVD or BBr<sub>3</sub> BSG deposition followed by the stack diffusion process is 1.87 €ct/Wafer or 1.73 €ct/Wafer, respectively. Comparing this result with the state-of-the-art BBr<sub>3</sub> diffusion (2.30 €ct/Wafer) shows a significant COO reduction of 19% or 25%, respectively.

Besides the COO, we calculate the specific power consumption (Wh/wafer) of the different approaches, see Table I. The

TABLE I  
ESTIMATED SPECIFIC POWER CONSUMPTION FOR THE BORON  
EMITTER FORMATION

	BBr <sub>3</sub> reference	Stack diffusion	APCVD BSG	BBr <sub>3</sub> BSG
Specific power consumption (Wh/wafer)	31	11.9	1.9	9.5




Fig. 2. Process scheme for the iterative thermal stack diffusion process development using different APCVD stack layers containing BSG with different thicknesses and boron concentration, each capped with a 20 nm thick SiO<sub>x</sub> layer.

heating of the M10 wafer itself to the peak temperature only requires 3.3 Wh/wafer, calculated from the temperature-dependent heat capacity of silicon. However, the BBr<sub>3</sub> diffusion exhibits a power consumption of 31 Wh/wafer, several times higher than the energy required for heating up the wafers. Comparing the stack diffusion process to the BBr<sub>3</sub> diffusion shows a reduction of the specific power consumption from 31 to 11.9 Wh/wafer and thus a 61% reduction in energy consumption. However, a fair comparison needs to include the power consumption required for the dopant source deposition. The BBr<sub>3</sub> BSG deposition in a tube furnace (1600 wafer per tube/process) requires an additional 9.5 Wh/wafer. Thus, a total specific power consumption reduction of 31% is achieved for the combination of BBr<sub>3</sub> BSG deposition and stack diffusion. The APCVD BSG deposition only requires 1.9 Wh/wafer, enabling a total specific power consumption reduction of 55% compared to state-of-the-art emitter formation. This shows that our approach with predeposited dopant source in combination with a stack diffusion process is an energy- and cost-efficient alternative route for boron emitter formation.

### III. EXPERIMENTAL

#### A. Diffusion Process Development

The scheme for the development of the boron emitter formation with the earlier described approach using predeposited APCVD layers and a subsequent thermal diffusion process is shown in Fig. 2. We use n-type phosphorus-doped Czochralski-grown silicon (Cz-Si:P) wafers with an M2 format and a base resistivity of  $\rho_b \approx 1 \Omega\text{cm}$  as the starting material. After saw damage etching (SDE) and alkaline texturing of the wafers, the dopant source is deposited by APCVD. Here, we deposit four different stack layer systems on one side of the wafer. For the stack layer system L<sub>1</sub>, we deposited a BSG layer with a thickness of  $d_{\text{BSG}} = 20$  nm capped by an undoped silicon oxide SiO<sub>x</sub> layer

G1 BBr <sub>3</sub> reference	G2 APCVD single slot	G3 APCVD stacked
n-type M2 Cz-Si wafers, $\rho_b \approx 1 \Omega\text{cm}$		
Saw damage etch + alkaline texture		
BBr <sub>3</sub> diffusion	APCVD borosilicate glass deposition L <sub>2</sub>	
	Thermal diffusion	Thermal stack diffusion
Chemical edge isolation (BSG removal only on rear) + clean		
Tunnel oxide + LPCVD a-Si(n) deposition		
Single side etch on front		
BSG etch + cleaning		
Anneal		
Front side passivation		
PECVD rear side passivation		
Ag screen printing on rear		
AgAl screen printing on front		
Contact firing		
LECO + current-voltage measurement		

Fig. 3. Process scheme for the fabrication of TOPCon solar cells: Group 1 represents the reference process with boron diffusion from boron tribromide BBr<sub>3</sub>. Groups 2 and 3 uses APCVD BSG layers as a dopant source with the in-diffusion process in single slot or stack configuration, respectively. More details on the cell process are given in Ref. [11].

with a thickness of  $d_{\text{SiO}_x} = 20 \text{ nm}$ . For the BSG deposition we use a ratio

$$R_{\text{B}_2\text{H}_6} = \phi_{\text{B}_2\text{H}_6} / \phi_{\text{SiH}_4} \quad (1)$$

for the gas flow of diborane B<sub>2</sub>H<sub>6</sub> and silane SiH<sub>4</sub>,  $\phi_{\text{B}_2\text{H}_6}$  and  $\phi_{\text{SiH}_4}$ , respectively, of  $R_{\text{B}_2\text{H}_6} = 0.215$ . This results in an expected boron concentration  $C_B$  within the BSG layer of  $C_B \approx 6 \text{ wt\%}$  from comparison to literature data [15]. For L<sub>2</sub> - L<sub>4</sub>, we use a ratio of  $R_{\text{B}_2\text{H}_6} = 0.136$  for the BSG layer, resulting in an expected concentration of  $C_B \approx 4 \text{ wt\%}$  implementing different thicknesses of  $d_{\text{BSG}} = \{20, 40, 60 \text{ nm}\}$ , each capped with a layer of  $d_{\text{SiO}_x} = 20 \text{ nm}$ . Then, an iterative process development is performed, containing thermal stack diffusion, four-point probe (4pp) measurement to determine the emitter sheet resistance  $R_{\text{sh}}$ . For selected samples the BSG/SiO<sub>x</sub> layers are removed wet-chemically prior to 4pp and electrochemical capacitance-voltage (ECV) measurement [16] to determine the active charge carrier concentration as a function of the depth. With this result, new parameters for the stack diffusion process are selected.

### B. Solar Cell Fabrication

The fabrication process for TOPCon solar cells is depicted in Fig. 3, as presented in Ref. [11]. For all groups, n-type phosphorus-doped Czochralski-grown silicon (Cz-Si:P) wafers with M2 format and a base resistivity of  $\rho_b \approx 1 \Omega\text{cm}$  serve as starting material. Group 1 represents the reference group with boron tribromide BBr<sub>3</sub> as liquid dopant precursor. Groups 2 and 3 receive an APCVD process on one side of the wafer with layer L<sub>2</sub> with a BSG layer of  $d_{\text{BSG}} = 20 \text{ nm}$  ( $C_B = 4 \text{ wt\%}$ ) capped by a SiO<sub>x</sub> layer with  $d_{\text{SiO}_2} = 20 \text{ nm}$ . For group 2, the wafers are placed in dedicated slot each in a conventional quartz boat (single slot configuration, 2.38 mm distance), whereas for group 3, the wafers are stacked vertically in small groups of four wafers in one slot of the quartz boat. Ref. [11] presents more details on the solar cell process.




Fig. 4. Schematic illustration of the temperature-time profile of the stack diffusion process with the respective gases of the process atmosphere.

Besides the solar cells, we fabricate test samples for the characterization of the emitter sheet resistance  $R_{\text{sh}}$  by 4pp mappings and the dark saturation current density  $j_{0e}$  by quasi steady-state photoconductance decay (QSSPC) measurements using the procedure from [17].

## IV. RESULTS AND DISCUSSION

### A. Diffusion Process Development

The development of a stack diffusion process for predeposited APCVD layers, as described in Section III-A, starts with a diffusion process as schematically shown in Fig. 4. After loading the wafers in a special quartz boat for wafer stacks [18], the temperature in the process tube is ramped up in a nitrogen (N<sub>2</sub>) atmosphere to the plateau temperature  $T_{\text{plateau}}$ . On the plateau, a first phase of N<sub>2</sub> for a time  $t_{\text{N}_2}$  takes place before the atmosphere is switched to a mixture of N<sub>2</sub> and oxygen (O<sub>2</sub>) for a time  $t_{\text{N}_2/\text{O}_2}$ . In this second phase, a SiO<sub>2</sub> diffusion barrier grows at the BSG/Si interface and oxidizes a possible boron-rich-layer [19], [20], [21], [22]. This N<sub>2</sub>/O<sub>2</sub> mixture is kept as the process atmosphere until the wafers are unloaded from the tube furnace.

The aim of this development is a boron emitter comparable to the emitter processed with the state-of-the-art BBr<sub>3</sub> diffusion process. This means an emitter sheet resistance of  $R_{\text{sh}} \approx 120 \Omega/\text{sq}$ , a depth of  $x \approx 1.1 \mu\text{m}$ , and a peak concentration of  $N_{\text{max}} \approx 1 \cdot 10^{19} \text{ cm}^{-3}$ . A first stack diffusion process results in  $73 < R_{\text{sh}} < 82 \Omega/\text{sq}$  for different APCVD layers, see Fig. 5. For the layers L<sub>2</sub> - L<sub>4</sub> with  $C_B = 4 \text{ wt\%}$  boron, the  $R_{\text{sh}}$  decreases with increasing thickness of the BSG layer  $d_{\text{BSG}}$ , as expected since a higher amount of boron is available. Furthermore,  $N_{\text{max}}$  and  $x$  also increases with increasing  $d_{\text{BSG}}$  due to the higher total boron dose as apparent in the charge carrier concentration profiles in Fig. 5. L<sub>1</sub> with  $C_B = 6 \text{ wt\%}$  boron and  $d_{\text{BSG}} = 20 \text{ nm}$  shows comparable charge carrier concentration profile and  $R_{\text{sh}}$  as layer L<sub>3</sub> with the lower boron concentration of  $C_B = 4 \text{ wt\%}$  but higher layer thickness of  $d_{\text{BSG}} = 40 \text{ nm}$ . This shows that for our high throughput approach, APCVD BSG layers of only




Fig. 5. Active charge carrier concentration profile as a function of the depth measured by ECV on textured surface for the process development version V1 for all four investigated APCVD layer systems. Also given are the sheet resistances near the ECV measurement spot  $R_{sh,4pp}$  in the wafer center and the standard deviation  $\sigma_{4pp}$  of the whole wafer sheet resistance (same order as in the legend). The profiles are scaled to match the locally measured sheet resistance.

$d_{BSG} = 20$  nm thickness and a low boron concentration of  $C_B = 4$  wt% are sufficient to diffuse an adequate amount of boron into the wafer. This is advantageous in terms of throughput and process consumable usage.

In further development steps, the APCVD boron emitter formation is further optimized by adapting  $T_{Plateau}$ ,  $t_{N2}$  and  $t_{N2/O2}$  of the stack diffusion process to mimic the profile and sheet resistance of the reference  $BBr_3$  process. In Fig. 6(a), a 4pp map as a first result close to the desired  $R_{sh}$  is shown. We reach  $R_{sh} = 105.4 \Omega/sq$  with a high standard deviation of  $\sigma = 11.4 \Omega/sq$ . Apparently, the process yields a nonuniform, radial  $R_{sh}$  distribution over the wafer surface, showing a higher doping in the wafer middle, decreasing toward the wafer edges. The development of the stack diffusion process showed that the influence of the time and temperature when oxygen ( $O_2$ ) is introduced into the process is of high importance for the uniformity of the doping. It is known from the literature, that stacked wafers heat up more nonuniformly compared to free-standing wafers [23]. This temperature nonuniformity might influence the local growth of the  $SiO_2$  interface layer acting as a diffusion barrier, which in turn influences the homogeneity of the doping over the wafer surface.

Taking this into account, we adjusted the parameters for introducing oxygen to the process and were able to reduce the relative standard deviation to  $\sigma = 3.5\%$  [see Fig. 6(b)], which is similar to the uniformity of the  $BBr_3$  reference process. Fig. 7 shows the charge carrier concentration profiles from the APCVD BSG stack diffusion and a reference  $BBr_3$ -diffusion. We reach a similar maximum peak concentration of  $N_{max} \approx 1 \cdot 10^{19} \text{ cm}^{-3}$  and a slightly deeper doping profile, resulting in a




Fig. 6. Sheet resistance distribution over the entire wafer surface measured by 4pp in a  $10 \times 10$  mapping on M2 sized wafers. (a) First development result close to the desired  $R_{sh}$  with nonuniform doping over the surface. (b) Further developed  $R_{sh}$  results with uniform doping.

slightly lower sheet resistance compared to the state-of-the-art emitter by  $BBr_3$ -diffusion.

## B. Solar Cell Fabrication

In this section, we introduce the APCVD technology into the TOPCon solar cell manufacturing sequence, as shown in Fig. 3. For the single slot as well as the vertically stacked wafers, the same thermal diffusion process is performed. The APCVD layers in this cell batch are from a different run than the layers for the process development in Section A and exhibit slightly changed boron content. Fig. 8 shows the emitter dark saturation current density  $j_{0e}$  as a function of the emitter sheet resistance  $R_{sh}$  for the reference  $BBr_3$  diffusion process as well as for both configurations of the thermal diffusion process with APCVD BSG layers. The sheet resistance is measured by 4pp in a  $10 \times 10$  pattern over the wafer surface. The dark saturation current density  $j_{0e}$  is extracted from QSSPC data with five measurements per wafer. The reference  $BBr_3$  process yields an emitter dark saturation current density  $j_{0e} = (26 \pm 3) \text{ fA/cm}^2$  at an emitter




Fig. 7. Active charge carrier concentration profile as a function of the depth measured by ECV on textured surface for the APCVD stack diffusion process development with the APCVD layer  $L_2$  with  $C_B = 4\%$  boron and a thickness of  $d_{BSG} = 20$  nm compared to the  $BBr_3$  reference process. Both measurements are performed in the wafer center; the profiles are scaled to match the locally measured sheet resistance.




Fig. 8. Average value and standard deviation of the emitter dark saturation current density  $j_{0e}$  measured by QSSPC on five positions per wafer as a function of the emitter sheet resistances  $R_{sh}$  after the diffusion process measured by 4pp in a  $10 \times 10$  pattern on one wafer per group.

sheet resistance  $R_{sh} = (122.0 \pm 5.0) \Omega/\text{sq}$ . For the APCVD single slot configuration the thermal diffusion processes yields a slightly increased  $j_{0e}$  with  $j_{0e} = (32 \pm 4) \text{ fA}/\text{cm}^2$  at a slightly decreased  $R_{sh}$  of  $R_{sh} = (112.3 \pm 6.5) \Omega/\text{sq}$ , while stacking shows a stronger in-diffusion of the dopants with  $R_{sh} = (97.5 \pm 3.6) \Omega/\text{sq}$  resulting a further increased  $j_{0e} = (36 \pm 5) \text{ fA}/\text{cm}^2$ . This increase of  $j_{0e}$  is only partly related to the higher doping level and thus, increased Auger recombination. The reason for the increased  $j_{0e}$  for the stacked configuration compared to single slot is not jet clear and needs to be further investigated.

The difference in  $R_{sh}$  between single slot configuration and stacked samples is explained by the earlier mentioned influence of the introduction of  $O_2$  in Section IV-A. Our hypothesis states that for stacked samples, the oxygen gas needs more time to reach the wafer surfaces which are in direct contact to each other due to stacking. Therefore, the growth of the silicon dioxide  $SiO_2$  diffusion barrier is suppressed and thus, the in-diffusion of boron into the wafer is prolonged compared to free standing samples. This result in a stronger doping and decreased  $R_{sh}$  for the stacked wafers compared to free standing wafers in single slot configuration where  $O_2$  can reach the wafer surface directly.

The implementation of boron diffusion from APCVD BSG layers into solar cell processing in combination with single slot and stacked configuration yields the solar cell current voltage ( $IV$ ) parameters shown in Fig. 9 as box plots measured by an industrial cell tester (grid touch unit for the 0BB front side metallization and a nonreflective rear side chuck) after laser enhanced contact optimization (LECO) [24], [25]. The reference sequence using  $BBr_3$  diffusion yields a median energy conversion efficiency of  $\eta = (22.6 \pm 0.2)\%$  with a peak energy conversion efficiency of  $\eta = 22.9\%$ . Here, open-circuit voltages  $V_{oc} = (695 \pm 2) \text{ mV}$  are reached in median, peaking in  $V_{oc} = 698 \text{ mV}$ . Performing the boron diffusion with a APCVD BSG source in a subsequent thermal diffusion process in single slot configuration yields a median energy conversion efficiency of  $\eta = (22.5 \pm 0.1)\%$ , which is slightly lower than the reference processing. This mainly results from a slightly reduced  $V_{oc}$  of  $V_{oc} = (693 \pm 2) \text{ mV}$ , compared to the reference. Here, also high peak energy conversion efficiency of  $\eta = 22.7\%$  are reached.

Using stacked wafers with APCVD BSG layers results in a median energy conversion efficiency of  $\eta = (21.9 \pm 0.3)\%$  with decreased  $FF$  and a 10 mV lower median  $V_{oc}$  in comparison to the single slot configuration. Nevertheless, high peak energy conversion efficiency of  $\eta = 22.5\%$  with a  $V_{oc} = 694 \text{ mV}$  are reached for this group with a highly increased throughput potential. Further investigations are necessary to identify the reason for the loss in  $V_{oc}$  for the stacked wafers compared to the single slot configuration. From the slight increase in  $j_{0e}$  shown in Fig. 8, a reduction in  $V_{oc}$  of only 1 to 2 mV is expected. This holds for the best cell results but not for the median values. The stack configuration exhibits a slightly reduced pseudo  $FF$  ( $pFF$ ) of about  $0.4\%_{abs}$ , which might be related to defects induced by the manual vertical stacking with four wafers in one slot. Table II shows calibrated  $IV$  measurements of the best cells from each group measured at Fraunhofer ISE CaLab PVCells using Pasan GridTouch unit with 30 wires on a golden, reflective chuck with a full area rear side contact. These measurement shows  $V_{oc} \geq 700 \text{ mV}$  for each diffusion configuration resulting in energy conversion efficiencies  $\eta > 23\%$ . The reference processing yields  $\eta = 23.6\%$ , followed by the APCVD in single slot diffusion configuration with  $\eta = 23.3\%$ . The APCVD in stack diffusion configuration with highly increased throughput potential and cost- and energy-efficient emitter formation yields  $\eta = 23.1\%$ . Results for stacking of wafers during thermal processing from [18], [26], [27], [28] showed no significant negative influences on the doping and emitter dark saturation current density. This shows that there is still potential to overcome the gap in  $V_{oc}/\eta$  for




Fig. 9. IV parameters measured with an industrial cell tester for the three groups with different emitter formation processes: the reference processing using  $\text{BBr}_3$  diffusion, as well as BSG deposition by APCVD with subsequent thermal diffusion process in single slot and stacked. The meaning of the box plots is exemplary explained on the top right data set.

TABLE II

CALIBRATED IV PARAMETER OF THE BEST SOLAR CELLS FOR THE THREE GROUPS WITH DIFFERENT EMITTER FORMATION PROCESSES MEASURED BY FRAUNHOFER ISE CALLAB PVCELLS USING A PASAN GRIDTOUCH UNIT WITH 30 WIRES ON A GOLDEN, REFLECTIVE CHUCK WITH A FULL AREA REAR SIDE CONTACT

Diffusion Configuration	Calibrated IV parameter			
	$V_{oc}$ / mV	$j_{sc}$ / mA/cm <sup>2</sup>	FF / %	$\eta$ / %
$\text{BBr}_3$ Reference	705	40.9	81.6	23.6
APCVD BSG Single Slot	702	40.8	81.4	23.3
APCVD BSG Stacked	700	40.7	81.1	23.1

the stack diffusion approach, which will be addressed in future work.

## V. CONCLUSION

In this article, we present an approach for high throughput boron emitter formation with predeposited BSG layers and stack diffusion for TOPCon solar cells. COO calculations show that this approach reduces the COO for the boron emitter diffusion by 19% to 25%, compared to the reference gas phase diffusion. Moreover, a reduction of the specific power consumption of up to 55% enables an energy-efficient boron emitter formation. The process development of the stack diffusion process shows that 20 nm thin and lowly doped APCVD BSG layers are sufficient

for the emitter formation, allowing a more sustainable process consumable usage. Furthermore, the development reveals that a proper stack diffusion process with controlled temperature and oxygen usage is necessary to reach uniform doping over the wafer surface. M2 sized wafers from the stack diffusion process reach a sufficient uniformity of the emitter sheet resistance with a relative standard deviation of  $\sigma = 3.5\%$  over the wafer area. With this process, emitter dark saturation current densities of  $j_{0e} = (36 \pm 5)$  fA/cm<sup>2</sup> at  $R_{sh} = (97.5 \pm 3.6)$   $\Omega/\text{sq}$  for stacked samples are reached slightly higher than for unstacked single slot wafers. With this approach, we reach an efficiency of up to  $\eta = 23.1\%$  (CalLab) for TOPCon solar cells with a highly increased throughput potential. Our results still show a performance gap compared to  $\text{BBr}_3$ -diffused reference solar cells, which requires further investigation. With further optimization of the thermal diffusion process for these layers, further efficiency improvements will be possible.

## ACKNOWLEDGMENT

The authors would like to thank the APCVD development team at Gebr. SCHMID GmbH and all colleagues at the Fraunhofer ISE PV-TEC.

## REFERENCES

- [1] ITRPV consortium, "International technology roadmap for photovoltaic (ITRPV): 2021 results," 13th Edition, März 2022, Mar. 2022. [Online]. Available: <https://www.vdma.org/international-technology-roadmap-photovoltaic>

- [2] A. W. Blakers, A. Wang, A. M. Milne, J. Zhao, and M. A. Green, "22.8% efficient silicon solar cell," *Appl. Phys. Lett.*, vol. 55, no. 13, pp. 1363–1365, 1989.
- [3] R. Preu, E. Lohmüller, S. Lohmüller, P. Saint-Cast, and J. M. Greulich, "Passivated emitter and rear cell—Devices, technology, and modeling," *Appl. Phys. Rev.*, vol. 7, no. 4, 2020, Art. no. 41315.
- [4] F. Feldmann, M. Bivour, C. Reichel, M. Hermle, and S. W. Glunz, "Passivated rear contacts for high-efficiency n-type Si solar cells providing high interface passivation quality and excellent transport characteristics," *Sol. Energy Mater. Sol. Cells*, vol. 120, pp. 270–274, 2014.
- [5] A. Richter et al., "n-Type Si solar cells with passivating electron contact: Identifying sources for efficiency limitations by wafer thickness and resistivity variation," *Sol. Energy Mater. Sol. Cells*, vol. 173, pp. 96–105, 2017.
- [6] F. Haase et al., "Laser contact openings for local poly-Si-metal contacts enabling 26.1%-efficient POLO-IBC solar cells," *Sol. Energy Mater. Sol. Cells*, vol. 186, pp. 184–193, 2018.
- [7] D. Chen et al., "24.58% total area efficiency of screen-printed, large area industrial silicon solar cells with the tunnel oxide passivated contacts (i-TOPCon) design," *Sol. Energy Mater. Sol. Cells*, vol. 206, 2020, Art. no. 110258.
- [8] *Press Release - Trina Solar refreshes i-TOPCon cell efficiency by 25.5%*. Trina Solar, 2022. [Online]. Available: <https://www.trinasolar.com/en-gb/resources/newsroom/trina-solar-breaks-world-record-yet-again-setting-i-topcon-cell-efficiency-255>
- [9] *Press Release - JinkoSolar achieves 25.7% efficiency for n-type TOPCon solar cell*. JinkoSolar Holding, 2022. [Online]. Available: <https://www.pv-magazine.com/2022/04/27/jinkosolar-achieves-25-7-efficiency-for-n-type-topcon-solar-cell/>
- [10] B. Kafle et al., "TOPCon – technology options for cost efficient industrial manufacturing," *Sol. Energy Mater. Sol. Cells*, vol. 227, 2021, Art. no. 111100.
- [11] M. Meßmer et al., "High throughput boron emitter formation from Pre-deposited APCVD BSG layers for TOPCon solar cells," in *Proc. 49th IEEE Photovolt. Specialists Conf.*, Philadelphia, 2022.
- [12] S. Nold, *Techno-ökonomische Bewertung neuer Produktionstechnologien entlang Der Photovoltaik-Wertschöpfungskette: Modell zur Analyse der Total Cost of Ownership von Photovoltaik-Technologien*. Stuttgart, Germany: Fraunhofer Verlag, 2019.
- [13] *Guide to Calculate Cost of Ownership (COO) Metrics for Semiconductor Manufacturing Equipment*, SEMI E35-0618.
- [14] *Specification for Definition and Measurement of Equipment Reliability, Availability, and Maintainability (RAM) and Utilization*, SEMI E10-0814E.
- [15] I. Kurachi and K. Yoshioka, "Investigation of boron solid-phase diffusion from BSG film deposited by AP-CVD for solar cell application," (en), in *Proc. 27th EU PVSEC*, 2012, pp. 1873–1876.
- [16] E. Peiner, "Doping profile analysis in si by electrochemical capacitance-voltage measurements," *J. Electrochem. Soc.*, vol. 142, no. 2, 1995, Art. no. 576.
- [17] A. Kimmerle, J. Greulich, and A. Wolf, "Carrier-diffusion corrected J0-analysis of charge carrier lifetime measurements for increased consistency," *Sol. Energy Mater. Sol. Cells*, vol. 142, pp. 116–122, 2015.
- [18] M. Meßmer et al., "High throughput low energy industrial emitter diffusion and oxidation," in *Proc. 37th EU PVSEC*, 2020, pp. 370–377.
- [19] E. Arai, H. Nakamura, and Y. Terunuma, "Interface reactions of B[sub 2]O[sub 3]-Si system and boron diffusion into silicon," *J. Electrochem. Soc.*, vol. 120, no. 7, 1973, Art. no. 980.
- [20] M. A. Kessler, T. Ohrdes, B. Wolpensinger, and N.-P. Harder, "Charge carrier lifetime degradation in Cz silicon through the formation of a boron-rich layer during BBr<sub>3</sub> diffusion processes," *Semicond. Sci. Technol.*, vol. 25, no. 5, 2010, Art. no. 55001.
- [21] P. Negrini, A. Ravaglia, and S. Solmi, "Boron predeposition in silicon using BBr<sub>3</sub>," *J. Electrochem. Soc.*, vol. 125, no. 4, pp. 609–613, 1978.
- [22] S. Meier, A. Wolf, S. Mack, S. Lohmüller, and S. W. Glunz, "Role of oxygen for boron diffusion from borosilicate glass layers deposited by atmospheric pressure chemical vapor deposition," *IEEE J. Photovolt.*, vol. 8, no. 4, pp. 982–989, Jul. 2018.
- [23] J. Fichtner et al., "APCVD based stacked co-diffusion for multicrystalline silicon p-PERT solar cells," in *Proc. 36th EU PVSEC*, 2019, pp. 161–166.
- [24] R. Mayberry et al., "Laser enhanced contact optimization (LECO) and LECO-Specific pastes - A Novel technology for improved cell efficiency," in *Proc. Eur. Photovoltaic Sol. Energy Conf. Exhib.*, 2019.
- [25] T. Fellmeth et al., "Laser enhanced contact optimization on iTOPCon solar cells," *Prog. Photovolt. Res. Appl.*, pp. 1–7, 2022, doi: [10.1002/pip.3598](https://doi.org/10.1002/pip.3598).
- [26] M. Meßmer, S. Lohmüller, J. Weber, and A. Wolf, "Industrial high throughput emitter formation and thermal oxidation for silicon solar cells by the high temperature stack oxidation approach," *Phys. Status Solidi A*, vol. 218, 2021, Art. no. 2100591.
- [27] M. Meßmer, S. Lohmüller, F. Braun, J. Weber, and A. Wolf, "High throughput solar cell processing by oxidation of wafer stacks," in *Proc. 38th EU PVSEC*, 2021, pp. 130–134.
- [28] M. Meßmer et al., "Increasing the throughput of industrial PERC production," *Photovolt. Int.*, no. 47, pp. 14–26, 2021.