

Guest Editorial

Memristive Circuits and Systems for Edge-Computing Applications

THIS Special Issue of the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (JETCAS) is devoted to showcase the latest research achievements on memristive circuits and systems with special focus on edge-computing applications.

Over the past few years, the field of circuits and systems has witnessed significant changes, which have inevitably accompanied the progressive approach of the CMOS technology aggressive downscaling trend to an unavoidable end, given the clear impossibility to reduce the transistor dimensions below the atomic scale, in the near future. Tremendous efforts are being made in search for novel devices and circuits toward the development of disruptive nanotechnologies, enabling the fabrication of multi-purpose devices and circuits, which would allow to foster sustainable progress in integrated circuit design, despite further shrinking in transistor sizes shall no longer be feasible soon. In this regard, memristors, exhibiting the extraordinary capability to combine, within a single miniaturized 3-D space, data sensing, processing, and storage functionalities, offer a plethora of novel opportunities for integrated circuit design, paving the way toward the conception of multi-purpose CMOS-compatible nano-circuits, which are bound to improve the performance of state-of-the-art computing machines.

With reference to the current trends in memristor research, extensive studies on various scientific fields complement the material engineering investigations. Experimentalists deploy enormous resources to enhance the fabrication process of novel memristive nanodevices and work together with experts in physics, and in circuit and system theory toward the formulation of reliable mathematical models for the accurate reproduction of electrical characterization data. In parallel to these activities, given that techniques, enabling the analysis and synthesis of linear circuits and systems, are no longer applicable to models of intrinsically-nonlinear memristor devices and their circuits, theoretically inclined researchers work relentlessly toward the introduction of novel circuit- and system-theoretic tools to enable a comprehensive understanding of the mechanisms, underlying the dynamics of memristors, and to allow the development of a systematic approach to memristive circuit design. Meanwhile, system-level engineers contribute to the progress of this multi-disciplinary research field by devising innovative signal

processing paradigms, which leverage the versatility of memristors, to solve standing issues with conventional data computing strategies, including the von-Neumann bottleneck, and to allow a biologically plausible reproduction of neuronal and synaptic activity in the human brain, to name but a couple of examples.

This Special Issue presents the latest developments in the multi-disciplinary field of memristive circuits and systems, with particular emphasis on the most recent advancements in edge-computing applications. Exploiting the versatile and rich dynamics of resistance switching memories, circuits, and networks, based on them, are expected to boost the area, time, and energy efficiency of the data management flow, as compared to what is currently possible in standard electronic systems, as already demonstrated in various works from the literature, and further revealed in works reported in this issue. The high-quality scientific contributions, authored from outstanding experimenters and theoreticians, and published in the issue, serve several purposes to the benefit of the memristive circuits and systems community, sharing knowledge, identifying open issues, and inspiring future research directions across a wide number of distinct fields, encompassing nonlinear circuit and system theory, circuit design, signal processing, computer architecture, and neuromorphic engineering.

Out of a rigorous peer-review process, only 24 articles were finally accepted for publication. These manuscripts may be categorized into four different main areas: 1) theory and modeling of memristor devices, circuits, and systems; 2) computing-in-memory memristive circuits and accelerators; and 3) memristive neuromorphic networks for edge computing and engineering applications.

I. THEORY AND MODELING OF MEMRISTOR DEVICES, CIRCUITS, AND SYSTEMS

Since the theoretical postulation of the existence of the memristor, tracing back to Chua's 1971 seminal paper, several works have contributed to develop solid foundations for its theory as well as to explore its potential for the electronics of the future. In this session the following articles are focusing on advancing the theory of memristor devices, cells, and networks.

In [A1], Wang et al. review the state of the art of multi-state memristors, especially with different bi-layer oxide combinations and their associated CMOS/memristor circuit

design, and, moreover, discuss the challenges regarding device imperfection factors, modeling, and peripheral circuit design and layout. The difficulties and the challenges that lie in the memristive circuits and systems design, and the multi-state memristors-related applications in their most prominent aspects are also meticulously discussed.

In [A2], Innocenti et al. investigate how the multistability feature of circuits with an ideal memristor can be exploited to reproduce all the dynamics displayed by a forced nonlinear system. More specifically, if the forcing input is constant, like in FitzHugh–Nagumo model, then an input-less memristor circuit whose manifold index is related to the value of the input is considered. If the input is non-constant, like in Duffing system, then some independent voltage/current sources are introduced in the circuit and programmed according to the index variations.

In [A3], Tanaka et al. introduce the theoretical concept but also the circuit elements for a Gyrator Neuron (GN) constructed by memristive elements that has analog basic neuron operations of “CellularFlow (CF)” and executes learning by backpropagation processing and association by forward propagation processing as also proposed in the corresponding presented circuit simulator.

In [A4], Nabil et al. present a thorough analysis on the tentative differences between the Mott memristors and that of the HH voltage-gated ion channels and how these differences should be taken into account during the design process of the corresponding circuits to present biological plausible results.

In [A5], Ananda et al. proposed an optimized meminductor emulator designed by employing only MOS transistors making it realizable using monolithic IC fabrication and suitable for high-frequency operations and for a wide range of applications as verified by the design of a corresponding chaotic oscillator.

In [A6], Biolek et al. show how a generic meminductor can be synthesized using a multiport inductor and elements from Chua’s table. In particular, the proposed model of the generic meminductor has a nonlinear core consisting of an inductive multiport and its ability to predict the hysteretic behavior is verified on the example of an elastic meminductive system.

In [A7], Ananda et al. proposed an optimized MOS-based memcapacitor emulator by employing active elements and a resistor, making it also suitable for monolithic IC fabrication with small area utilization, power consumption, and the ability to operate at a higher frequency when compared with the state-of-the-art emulators available in the literature.

In [A8], Ascoli et al. present a simple Reaction-Diffusion Cellular Neural Network (RD-CNN), composed of two identical resistively coupled Chua’s circuits, and supporting counterintuitive dissipation-induced symmetry-breaking phenomena, accompanied by the emergence of steady-state dynamic pattern formation, including high-order chaotic solutions. A comprehensive systematic analysis, based upon the quantitative theory of local activity, enables to identify all the possible design parameter regions, within which the uncoupled cell is poised on the edge of chaos, which is crucially necessary for the array homogeneous solution to lose stability, later on, as the cells are let interact via a diffusion process. Remarkably, this manuscript further

presents a rigorous mathematical analysis, which allows to derive, rigorously, the set of conditions, involving the resistance, which couple the two Chua circuits, under which the RD-CNN supports the paradoxical nonlinear phenomenon, widely known as Prigogine’s Instability of the Homogeneous.

II. COMPUTING-IN-MEMORY MEMRISTIVE CIRCUITS AND ACCELERATORS

A group of significant scientific contributions, gathered in this issue, advance significantly the state-of-the-art in Computing-In-Memory (CIM) circuits and accelerators, paving the way toward future applications, but also proposing interesting ideas for enhancing the memristor-centered mem-computing paradigm.

In [A9], Liu et al. introduce a mixed-bit ReRAM-based CIM accelerator to improve energy-efficient performance for Neural Architecture Search (NAS)-optimized Convolutional Neural Networks inference on edge. Furthermore, a column parallel readout with low-power cycle reduced ADC was introduced resulting in peak energy efficiency of 2490.32 TOPS/W and average energy efficiency of 479.37 TOPS/W with evaluating NAS-optimized multi-bitwidth Convolutional Neural Networks showing 14.18× improvement when compared with existing approaches.

In [A10], Li et al. proposed an effective design methodology to select the suitable multiply-and-accumulate (MAC)-error-correcting code (ECC) scheme depending on the target workload, desirable accuracy, and error level in the utilized resistive random-access memory (RRAM)-based CIM hardware in a TSMC 40 nm process and achieving a macro-level peak performance of 42.7 TOPS/W energy efficiency and 97.8 GOPS/mm² computing efficiency at 25°C and with only 2% accuracy degradation for investigated workloads up to 120°C with low-performance overhead.

In [A11], Zhou et al. propose a 81-Kb ReRAM CIM-based accelerator, which was designed using a 28-nm process with 1–4 b input/weight/output, and show-cased a processing frequency as high as 167–500 MHz, an energy efficiency of 95.3–59 TOPS/W, while operating on the CIFAR 10 data set under 1–4 b precision, and a Figure-of-Merit (FoM), defined as input-precision × weight-precision × energy efficiency, which is 3.6× higher than prior works.

In [A12], Meng et al. show that by utilizing the inherent computational granularity in CIM operations, fine-grained structured pruning can be supported with improved accuracy and minimal hardware cost; in particular, with the proposed method, a compression ratio up to 11.1 (i.e., 9% weights remaining) was achieved with only 0.6% accuracy drop and with minimal hardware overhead in the corresponding hardware design.

In [A13], Amid et al. establish a design approach, called Xbar-Partitioning, for the division of large CIM arrays into multiple sub-structures to alleviate the impacts of noise and parasitics, while keeping the computation in the analog domain. Six different bitcell layouts, five distinct memristive device technologies, and four alternative partitioning schemes for MNIST classification were investigated, proving that

bitcells of reduced size, a large number of partitions, and a high $R_{\text{off}}/R_{\text{on}}$ ratio for the memristive device enrich the noise tolerance of the fully analog IMC circuits, which enables them to feature a higher computation accuracy under a given low power budget, even in the presence of the interconnections' parasitics.

In [A14], Dias et al. introduce an auxiliary circuit able to perform conditional execution of memristive stateful logic operations by detecting any non-effective steps and discarding their execution, while its robustness has been demonstrated through several electrical simulations analyzed through the implementation of 276 functions of several benchmarks, resulting to drastically reduction of the execution time needed for this type of computing.

III. MEMRISTIVE NEUROMORPHIC NETWORKS FOR EDGE COMPUTING AND ENGINEERING APPLICATIONS

This group of articles focuses on memristive neuromorphic circuits and systems, including chips, implemented by integrating resistance switching memories on top of CMOS hardware, which outperform in several figures of merit state-of-the-art bio-inspired computing platforms. Moreover, significant achievements toward a robust design of memristive circuits and networks, tuned for different engineering applications, including the implementation of deep learning algorithms, are thoroughly presented, which is expected to boost further the research on these scientific topics in the time to come.

In [A15], Zhou et al. demonstrate competitive performance on real-world datasets that go beyond static pattern recognition and handwritten digit using a fully memristive spiking neural network (MSNN) that includes both memristive synapses and memristive neurons. In particular, the paper has first mapped low-level, analog SPICE dynamics directly into an acyclic computational graph that is compatible with the backpropagation algorithm and by harnessing a blend of the intrinsic behaviors of memristors and the sparse network activity of SNNs, the power consumption and latency of the proposed approach surpasses that of all other similar methods in terms of accuracy.

In [A16], Camunas-Mesa et al. introduce a fully monolithic CMOL-like Memristor-CMOS chip realization of a neuromorphic event-driven spiking neural network. More specifically, it presents a CMOL computing core, implementing a Spiking Neural Network (SNN) with 64 input neurons, 64 output neurons, and 4096 1T1R synapses, each of which consists of a 200-nm-sized Ti/HfOx/TiN memristor integrated on top of a transistor fabricated in 130-nm CMOS technology. The computing functionalities of this neuromorphic chip have been exhaustively explored in the lab, which allowed to record successful experimental tests on template matching, and regularized stochastic binary Spike-Timing-Dependent-Plasticity (STDP).

In [A17], Wang et al. introduce a novel pipelined memristive Analog-to-Digital Converter (ADC) architecture supporting in-situ training and random weight change (RWC) learning algorithm modified to reduce the complexity of error feedback circuit. The results of integral non-linearities

(INL), differential nonlinearities (DNL), signal-to-noise and distortion ratio (SNDR), and effective number of bits (ENOB) ensure that compared with other designs, the adaptive ability of the proposed mADC is substantially enhanced, and the influence of fluctuation factors such as ambient temperature and noise can be avoided.

In [A18], Oli-Uz-Zaman et al. propose an adaptive mapping method (AMM) to mitigate the stuck-at-fault (SAF) defects of memristor generated from immature fabrication and heavy device utilization for in-memory deep neural networks (DNNs) computation that when applied restores the inference accuracy up to 90% under different SAFs schemes and, moreover, improves the accuracy more than 50% in presence of high nonlinearity while the standard conductance drift does not influence the inference accuracy for CIFAR 10.

In [A19], Cao et al. propose a modeling and simulation framework for edge-AI deep neural networks (DNNs) through the utilization of memristive crossbar arrays and the introduction of a non-ideality-aware training to achieve fast and accurate early exploration of the system design and, furthermore, reduce the degradation of inference accuracy. A simplified 5-layer VGG network implemented in software on a measured 128×128 RRAM array with 3-level weight resolution succeed 83% inference accuracy with less than 3% accuracy drop when compared to ideal model for CIFAR test bed.

In [A20], Radhakrishnan et al. propose a five-memristor bridge super-resolution node and its use in a memristor crossbar array where to perform the accurate weight-summation operations required for analog neural computations. Compared with the parallel super-resolution node, the bridge nodes preserve tolerance to memristor variability and at the same time with lower area and power requirements while they present near-idealistic inference accuracy when applied to artificial and convolutional neural networks.

In [A21], Mannocci et al. proposed a novel closed-loop in-memory computing-based ridge regression circuit, capable of accelerating all typical operations of a massive multiple-input multiple-output (MIMO) transaction, including channel estimation, and uplink and downlink transmissions. The presented simulation results indicate a 4 orders-of-magnitude increase in energy efficiency and a 3 orders-of-magnitude increase in area efficiency for the same throughput of a digital solution, supporting IMC for energy-efficient pre- and post-processing in next-generation B5G and 6G networks.

In [A22], Kaur et al. proposed a Muller C-element utilizing a Programmable Metallization Cell (PMC) and a CMOS inverter and performs Bayesian inference with reasonable accuracy. The presented element implementation has been benchmarked utilizing PMC against the conventional inference circuits and prior CMOS and spintronics-based Muller C-elements also presenting the impact of spatial and temporal variations of PMC on its performance ensuring that it can potentially offer a lucrative alternative for compact, ultra-low-power Bayesian inference circuits.

ACKNOWLEDGMENT

First of all, we unanimously wish to extend their gratitude to all the authors, who committed time and efforts to prepare scientific contributions of technical excellence. Thanks to their outstanding research works, this Special Issue is bound to attract much attention within the Memristor Circuit and System community. We are also grateful to each of the anonymous reviewers for providing valuable comments and suggestions on the submissions. We further thank the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (JETCAS) Editor-in-Chief (EiC), Prof. Herbert Iu, the JETCAS Associate Editor, Prof. Carl Ho, as well as the Senior Editorial Board for their continuous guidance, support, and advice. By providing a wide overview of the latest trends and developments in the ever-growing and multidisciplinary memristor circuit and system research field, this Special Issue is expected to inspire senior and early-stage researchers in the field, and even spark interest in the uninitiated scholars.

GEORGIOS CH. SIRAKOULIS, *Corresponding Guest Editor*
Department of Electrical and Computer Engineering
Democritus University of Thrace
69100 Xanthi, Greece
e-mail: gsirak@ee.duth.gr

ALON ASCOLI, *Guest Editor*
Faculty of Electrical and Computer Engineering
Technische Universität Dresden
01069 Dresden, Germany
e-mail: alon.ascoli@tu-dresden.de

RONALD TETZLAFF, *Guest Editor*
Faculty of Electrical and Computer Engineering
Technische Universität Dresden
01069 Dresden, Germany
e-mail: ronald.tetzlaff@tu-dresden.de

SHIMENG YU, *Guest Editor*
School of Electrical and Computer Engineering
Georgia Institute of Technology
Atlanta, GA 30332 USA
e-mail: shimeng.yu@ece.gatech.edu

APPENDIX: RELATED ARTICLES

- [A1] C. Wang et al., "Multi-state memristors and their applications: An overview," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 723–734, Dec. 2022.
- [A2] G. Innocenti, A. Tesi, M. Di Marco, and M. Forti, "Embedding the dynamics of forced nonlinear systems in multistable memristor circuits," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 735–749, Dec. 2022.
- [A3] M. Tanaka, Y. Nishio, H. Sekiya, M. Bandai, Y. Tanji, and Y. Uwate, "CellularFlow: Memristive circuits of gyrator neurons toward brain circuits," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 963–977, Dec. 2022.
- [A4] A. Nabil, T. N. Kumar, and H. A. F. Almurib, "Mott memristors and neuronal ion channels: A qualitative analysis," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 762–773, Dec. 2022.
- [A5] Y. R. Ananda, G. S. Satyanarayan, and G. Trivedi, "A flux controlled MOS-based optimized high frequency meminductor emulator," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 774–784, Dec. 2022.
- [A6] Z. Bielek, D. Bielek, V. Biolková, and Z. Kolka, "Predictive modeling of MEMS via generic meminductors: The multiport inductor approach," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 785–792, Dec. 2022.
- [A7] Y. R. Ananda, G. S. Satyanarayan, and G. Trivedi, "An optimized MOS-based high frequency charge-controlled memcapacitor emulator," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 793–803, Dec. 2022.
- [A8] A. Ascoli, A. S. Demirkol, R. Tetzlaff, and L. Chua, "Edge of chaos explains Prigogine's instability of the homogeneous," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 804–820, Dec. 2022.
- [A9] D. Liu et al., "An energy-efficient mixed-bit CNN accelerator with column parallel readout for ReRAM-based in-memory computing," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 821–834, Dec. 2022.
- [A10] W. Li et al., "MAC-ECC: In-situ error correction and its design methodology for reliable NVM-based compute-in-memory inference engine," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 835–845, Dec. 2022.
- [A11] K. Zhou et al., "A 28 nm 81 Kb 59-95.3 TOPS/W 4T2R ReRAM computing-in-memory accelerator with voltage-to-time-to-digital based output," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 846–857, Dec. 2022.
- [A12] Meng, "Exploring compute-in-memory architecture granularity for structured pruning of neural networks,"
- [A13] M. H. Amin, M. E. Elbitty, and R. Zand, "Xbar-partitioning: A practical way for parasitics and noise tolerance in analog IMC circuits," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 867–877, Dec. 2022.
- [A14] C. S. Dias, F. S. Marranghello, R. M. Brum, and P. F. Butzen, "A predictive approach for conditional execution of memristive material implication stateful logic operations," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 878–887, Dec. 2022.
- [A15] P. Zhou, D. U. Choi, W. D. Lu, S. M. Kang, and J. K. Eshraghian, "Gradient-based neuromorphic learning on dynamical RRAM arrays," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 888–897, Dec. 2022.
- [A16] L. A. Camuñas-Mesa, E. Vianello, C. Reita, T. Serrano-Gotarredona, and B. Linares-Barranco, "A CMOL-like memristor-CMOS neuromorphic chip-core demonstrating stochastic binary STDP," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 898–912, Dec. 2022.
- [A17] W. Wang, Z. Li, X. Fu, Y. Wang, and Q. Li, "Pipelined memristive analog-to-digital converter with self-adaptive weight tuning," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 913–921, Dec. 2022.
- [A18] M. Oli-Uz-Zaman, S. A. Khan, W. Oswald, Z. Liao, and J. Wang, "Stuck-at-fault immunity enhancement of memristor-based edge AI systems," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 922–933, Dec. 2022.
- [A19] T. Cao et al., "A non-idealities aware software-hardware co-design framework for edge-AI deep neural network implemented on memristive crossbar," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 934–943, Dec. 2022.
- [A20] A. Radhakrishnan, S. Pallathuvalappil, B. Choubey, and A. James, "Bridge memristor super-resolution crossbars," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 944–951, Dec. 2022.
- [A21] P. Mannocci, E. Melacarne, and D. Ielmini, "An analogue in-memory ridge regression circuit with application to massive MIMO acceleration," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 952–962, Dec. 2022.
- [A22] J. Kaur, S. Saurabh, and S. Sahay, "Muller C-element exploiting programmable metallization cell for Bayesian inference," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 4, pp. 750–761, Dec. 2022.



Georgios Ch. Sirakoulis (IEEE Member) is a Full Professor of complex electronic systems and the Head of the Department of Electrical and Computer Engineering, Democritus University of Thrace. He is serving as a Visiting Research Professor with the University of West England from 2014. He has published more than 150 articles in international journals, more than 170 papers in international conference proceedings, and 14 guest editorials. He is a co-editor of eight books (six international published by Springer and one by CRC Press and one national) as well as a coauthor of 22 book chapters. His scientific interests lie in future and emergent nanoelectronic circuits and systems, unconventional computing, theory and applications of cellular automata, memristors, and complex electronic systems. He is an Associate Editor of *IEEE TRANSACTIONS ON NANOTECHNOLOGY*, *IEEE TRANSACTIONS ON COMPUTERS*, *Plos ONE*, *Microelectronics Journal and Integration*, *VLSI Journal*, *Journal of Cellular Automata*, *International Journal of Unconventional Computing*, *Parallel Processing Letters*, etc. He has supervised and is supervising 14 doctoral dissertations, 24 postgraduate theses, and 84 diploma

theses, while some of the above dissertations and theses have been awarded by the Department, and by domestic and international bodies. He serves as a reviewer for several journals and for the European Commission. He has served as a General Co-Chair of NANOARCH 2019 and 2018, PACET 2017, ACRI 2014, ACRI 2012, SFHHMY 10, SFHHMY 5, Program Co-Chair of IEEE NANO 2022, and of several Special Sessions in IEEE ISCAS 2021, IEEE ISCAS 2020, IEEE ISCAS 2019, IEEE ICECS 2022, IEEE ICECS 2021, IEEE ICECS 2019, IEEE NANO 2015, PDP 2015, HiPEAC CSW 2014, PCI 2014, PDP 2014, ICECS 2013, etc. He is a member of the IEEE Cellular Nanoscale Networks and Memristor Array Computing Technical Committee (CNN-MAC TC) and a Chair-Elect of the IEEE Nanoelectronics and Gigascale Systems Technical Committee (Nano-Giga TC). He is with the Scientific Advisory Board of the Chua Memristor Center, member of IFIP WG1.5, member of TEE of Greece, and former member of EU Ideas for Greece.



Alon Ascoli (Senior Member, IEEE) received the German Habilitation as Full Professor in 2022 (field of expertise: nonlinear circuit theory), the Ph.D. degree in electronic engineering from University College Dublin in 2006, and the master of science degree (First Class Hons.) in electronic engineering from Università degli Studi Roma Tre in 2001.

He was a Visiting Research Scholar at the University of California Santa Cruz in 2019. He is affiliated with Technische Universität Dresden since 2012, where he holds a lifelong position as Researcher and Lecturer since 2018. He develops theoretical concepts enabling to harness disruptive nanotechnologies to overcome traditional circuits' limitations for applications of interest to the more-than-Moore electronics era. In 2017, he was conferred the habilitation title as Associate Professor in electrical circuit theory from the Italian Ministry of Education.


In 2007, Dr. Ascoli was honored with the International Journal of Circuit Theory and Applications (IJCTA) Best Paper Award for the manuscript "Modelling the dynamics of log-domain circuits." In September 2020 (June 2022), he was conferred the Best Paper Award on

Electronics at the International Conference on Modern Circuits and Systems Technologies (MOCASST) for the manuscript "Image mem-processing bio-inspired cellular arrays with bistable and analogue dynamic memristors" ("SPICE compact model for an analog switching niobium oxide memristor"). Since October 2020, he has been a member of the IEEE Nanoelectronics and Gigascale Systems Technical Committee (Nano-Giga TC). He was the Chair of the 7th Memristor and Memristive Symposium, held in Catania, Italy, in 2021. He has organized special sessions on theory and applications of memristor devices, circuits, and systems in IEEE ISCAS editions 2016, 2018, 2019, 2020, 2021, 2022, and 2023, in IEEE ICECS editions 2019, 2021, and 2022, in IEEE ECCTD editions 2017, and 2020, in IEEE MOCASST editions 2021, 2022, and 2023, and in IEEE NANO edition 2022. Very recently, particularly over the time span November, 1–7, 2022, he served as a Co-Chair of the IEEE Circuits and Systems Society (CASS) Seasonal On-Line School on Intelligence in Chips: Integrated Sensors and Memristive Computing. He is the President of the IEEE Circuits and Systems (CAS) Cellular Nanoscale Networks and Memristor Array Computing (CNN-MAC) Technical Committee (TC) since 2021. He served as the President of the IEEE CAS Cellular Nanoscale Networks and Array Computing (CNNAC) TC from 2019 to 2021.



Ronald Tetzlaff (Senior Member, IEEE) is the Head of the Chair of Fundamentals of Electrical Engineering, Technische Universität Dresden, Germany. He has also been the Chief Officer for Technology Transfer and Internationalization at Technische Universität Dresden since August 2020. His scientific interests include problems in the theory of signals and systems, medical signal processing, stochastic processes, system modeling, system identification, machine learning, mem-elements, memristive systems, Volterra systems, physical fluctuation phenomena, and cellular nonlinear networks. From 1999 to 2003, he was an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS. He was a “Distinguished Lecturer” of the IEEE CAS Society from 2001 to 2002. From 2005 to 2007, he was the Chair of the IEEE Technical Committee on Cellular Nanoscale Networks and Array Computing. He has been the Editorial Board of the *International Journal of Circuit Theory and Applications* since 2007. He has also been the Editorial Board of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS since 2016. He was an Associate Editor for the

AEÜ—International Journal of Electronics and Communications from 2008 to 2016. He was the chair of several international conferences and organized several special sessions about circuit and systems, in particular in IEEE ISCAS editions 2016, 2018, 2019, 2020, 2021, 2022, and 2023, in IEEE ICECS editions 2019, 2021, and 2022, in IEEE ECCTD editions 2017, and 2020, in IEEE MOCAS editions 2021, 2022, and 2023, and in IEEE NANO edition 2022. From 2014 to 2018, he served as the leader of working group two (Memristor Theory, Modeling, and Simulation) in the EU COST action MemoCIS (IC 1401) on *Memristors—Devices, Models, Circuits, Systems, and Applications*. He serves as a reviewer for several journals and for the European Commission. He is a member of the Informationstechnische Gesellschaft (ITG), the German Society of Electrical Engineers, and the German URSI Committee. He is a member of the scientific committee of different international conferences.



Shimeng Yu (Senior Member, IEEE) received the B.S. degree in microelectronics from Peking University in 2009, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University in 2011 and 2013, respectively. From 2013 to 2018, he was an Assistant Professor at Arizona State University. He is currently an Associate Professor of electrical and computer engineering at the Georgia Institute of Technology. His research interests are semiconductor devices and integrated circuits for energy-efficient computing systems. His research expertise is on the emerging non-volatile memories for applications such as deep learning accelerator, in-memory computing, 3-D integration, and hardware security. Among his honors, he was a recipient of the NSF Faculty Early CAREER Award in 2016, the IEEE Electron Devices Society (EDS) Early Career Award in 2017, the ACM Special Interests Group on Design Automation (SIGDA) Outstanding New Faculty Award in 2018, the Semiconductor Research Corporation (SRC) Young Faculty Award in 2019, the ACM/IEEE Design Automation Conference (DAC) Under-40 Innovators Award in 2020, and the IEEE Circuits and Systems Society (CASS)

Distinguished Lecturer for 2021–2022. He has served many premier conferences as technical program committee, including IEEE International Electron Devices Meeting (IEDM), IEEE Symposium on VLSI Technology, IEEE International Reliability Physics Symposium (IRPS), ACM/IEEE Design Automation Conference (DAC), ACM/IEEE Design, Automation & Test in Europe (DATE), ACM/IEEE International Conference on Computer-Aided-Design (ICCAD), and IEEE Symposium on Circuits and Systems (ISCAS). He is currently the Secretary of the IEEE Nanoelectronics and Giga-scale Systems Technical Committee (Nano-Giga TC).