

Guest Editorial

Artificial Intelligence for 5G and Beyond 5G: Implementations, Algorithms, and Optimizations

THIS Special Issue of the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (JETCAS) is dedicated to demonstrating the latest research progress on artificial intelligence for 5G and beyond 5G (B5G) with respect to implementations, algorithms, and optimizations.

In order to fulfill the fast-growing economic and cultural needs of human society, wireless communication systems are required to sustain the extreme requirements of emerging networks and devices. Compared to 3G/4G wireless networks, 5G/B5G systems must provide tremendous increased throughput, substantially reduced latency, connecting with a large number of devices, and stringent quality-of-service (QoS) guarantees. In order to meet all of these requirements, 5G/B5G systems must address the problems which are much more complicated, even when *a priori* knowledge is varying, incomplete, or unavailable. Therefore, more advanced communication technologies beyond existing ones are dearly needed.

Considering the range of successful applications in other fields, researchers from both academia and industry are now combining artificial intelligence (AI) with 5G/B5G. Initial results have shown that AI can help to understand wireless communication scenarios which could not be easily modeled, to solve problems that are difficult to address, and to take care of other wireless uncertainties. Though AI has drawn a lot of research attention, research on this topic is still at its early stages. It is necessary to help researchers identify technical challenges, emerging techniques, and recent results related to the communications area.

To this end, this Special Issue aims at providing a comprehensive perspective on the state of research in the field of AI for 5G/B5G through a selection of recent contributions. In order to comply with the high-quality standards of JETCAS, all accepted papers went through a rigid review process. Unfortunately, not all very good papers could be selected due to limited space. This Special Issue contains a survey paper and eight technical papers on three themes: 1) learning for baseband processing; 2) hardware implementations for wireless learning; and 3) wireless sensing, localization, and environmental intelligence.

This Special Issue starts with a survey paper on “Artificial intelligence for 5G and beyond 5G: Implementations, algorithms, and optimizations” by the Guest Editors, which

provides the readers with a review of the state-of-the-art on AI for 5G/B5G. Both advantages and limitations of AI are summarized. This paper surveys AI’s applications in baseband processing, modeling wireless uncertainties, and device localization. Future research directions are pointed out in this survey paper. We hope that this survey will be useful for interested researchers and be timely to trigger future research in this area.

I. LEARNING FOR BASEBAND PROCESSING

Following the survey paper, three papers focus on learning for baseband processing. For 5G/B5G systems, in order to increase the performance while mitigating increased complexity, AI has been applied to baseband processing related to precoding, equalization, channel coding, and so on. The three papers focus on different aspects of learning for baseband processing.

The first paper is titled “Deep learning-driven non-orthogonal precoding for millimeter wave communications,” by Liu *et al.*, and proposes a nonorthogonal precoding-based hybrid beamforming scheme with the help of deep learning. Different from the existing methods, the neural network in the proposed method works as a general neural codebook, which reduces the training efforts when the channel changes.

The second paper is titled “Syndrome-enabled unsupervised learning for neural network-based polar decoder and jointly optimized blind equalizer,” by Teng *et al.*, and focuses on a polar decoder and its joint optimization with a blind equalizer. The authors propose two modified syndrome losses to facilitate unsupervised learning and apply them to polar decoding. A jointly optimized syndrome-enabled blind equalizer is also proposed, which outperforms the nonblind minimum mean square error (MMSE) equalizer with 1.3 dB gain.

The last paper in this group is titled “Deep learning-aided belief propagation decoder for polar codes,” by Xu *et al.*, and employs deep learning (DL) methods to optimize polar belief propagation (BP) decoding. Concatenated LDPC-polar codes have been considered in this paper. Compared to the exact BP decoder, the proposed decoder can achieve similar performance but with lower complexity. The ASIC implementation for 1024 length code is even superior to that of an existing list-2 CA-SCL decoder, which has a similar error-correction performance. The proposed method can also be applied to other baseband applications of Bayesian estimators.

II. HARDWARE IMPLEMENTATIONS FOR WIRELESS LEARNING

The next two papers demonstrate the hardware implementations for wireless learning. For 5G/B5G wireless systems, hardware implementations are of great significance since they can guarantee efficient and real-time deployment of learning approaches. Both application-specific hardware implementations and general hardware implementation frameworks are important. The two papers in this group present the most recent results for each aspect.

The first paper is titled “Hardware implementation of neural self-interference cancellation,” by Kurzo *et al.*, and presents a hardware architecture for a neural network-based nonlinear self-interference (SI) canceller. Compared to the conventional polynomial-based SI canceller, the proposed canceller requires only 1/8.1 area and 1/7.7 power to achieve the same SI cancellation performance. Even with 7 dB more SI cancellation, the proposed canceller is still more area- and power-efficient than the conventional one.

The second paper is titled “SimuNN: A pre-RTL inference, simulation, and evaluation framework for neural networks,” by Cao *et al.*, and proposes a pre-RTL neural network simulator (SimuNN) to enable early phase verification and fast prototyping of neural networks, and to efficiently bridge the gap between wireless algorithms and hardware designs. Two design flows for neural networks are also developed, for figuring the optimal hardware configurations under different performance and hardware constraints.

III. WIRELESS SENSING, LOCALIZATION, AND ENVIRONMENTAL INTELLIGENCE

The third group consists of three papers and focuses on wireless sensing, localization, and environmental intelligence. Not only in baseband processing, AI techniques are currently finding widespread applications in the above three areas. The research represented by the following three papers has shown that AI can successfully help with the identification of hidden features in wireless systems.

The first paper is titled “Transfer learning for semi-supervised automatic modulation classification in ZF-MIMO systems” by Wang *et al.*, and proposes a transfer learning (TL)-based semi-supervised AMC (TL-AMC) in a zero-forcing-aided multiple-input and multiple-output (ZF-MIMO) system. Equipped with a convolutional auto-encoder (CAE) and convolutional neural network (CNN), the TL-AMC has a new deep reconstruction and classification network (DRCN) structure. Compared with the CNN-based AMC trained on massive labeled samples, the TL-AMC achieves similar classification accuracy in the high-SNR regime.

The second paper is titled “Dethroning GPS: Low-power accurate 5G positioning with machine learning systems” by Gante *et al.*, and proposes a deep learning-based millimeter-wave positioning method. Its energy consumption is 47× and 85× more energy efficient than the most recent assisted-GPS implementations, for continuous and sporadic position fixes, respectively; also, the achieved estimation error is lower.

The last paper in this group is titled “Moving toward intelligence: Detecting symbols on 5G systems through deep echo state network,” by Bai *et al.*, and proposes a deep echo state network (DESN) to detect symbols in 5G communication networks. By employing memristive synapses as the dynamic reservoir layer, this DESN can accelerate the learning algorithm and computation. For nonlinear system prediction, this DESN shows 10.31× reduction on the prediction error compared to state-of-the-art neural network designs.

ACKNOWLEDGMENT

First, the Guest Editors would like to extend their gratitude to all the authors who committed their time and efforts in contributing technical excellence and insights for this Special Issue. Without their outstanding contribution, we would not be able to keep the high-quality standards for this JETCAS Special Issue. We also would like to thank the anonymous reviewers for providing valuable comments and suggestions on the submissions. We are grateful to the Editor-in-Chief (EiC) Prof. An-Yeu (Andy) Wu and Associate EiC Prof. Herbert Iu, as well as the Senior Editorial Board for their consistent guidance, support, and advice. Last but not least, we are grateful to IEEE Publishing Operations personnel for their great efforts and patience in finalizing this Special Issue. We hope this Special Issue will spark the interest of a large portion of related researchers, bring a synthesized source and wide view of recent progress, and facilitate further progress in their particular but very important research area.

CHUAN ZHANG, *Corresponding Guest Editor*
Lab of Efficient Architectures for Digital-communication
and Signal-processing (LEADS)
Southeast University
Nanjing 211189, China
The National Mobile Communications
Research Laboratory
Southeast University
Nanjing 211189, China
The Purple Mountain Laboratories
Nanjing 211189, China

YEONG-LUH UENG, *Guest Editor*
Department of Electrical Engineering
National Tsing Hua University
Hsinchu 300, Taiwan

CHRISTOPH STUDER, *Guest Editor*
Department of Information Technology and
Electrical Engineering
ETH Zurich
8029 Zurich, Switzerland


ANDREAS BURG, *Guest Editor*
Telecommunications Circuits Laboratory
École Polytechnique Fédérale de Lausanne (EPFL)
1015 Lausanne, Switzerland



Chuan Zhang (Member, IEEE) received the B.E. degree (*summa cum laude*) in microelectronics and the M.E. degree (top-1 student) in very-large-scale integration (VLSI) design from Nanjing University, Nanjing, China, in 2006 and 2009, respectively, and the M.S.E.E. and Ph.D. degrees from the Department of Electrical and Computer Engineering, University of Minnesota, Twin Cities (UMN), USA, in 2012.

He is currently the Excellence Professor and the Purple Mountain Professor with Southeast University. He is also with the LEADS, National Mobile Communications Research Laboratory, Quantum Information Center of Southeast University, and the Purple Mountain Laboratories, Nanjing. His current research interests include low-power high-speed VLSI design for digital signal processing and digital communication, bio-chemical computation and neuromorphic engineering, and quantum communication.

Dr. Zhang is a member of the Seasonal School of Signal Processing and Design and Implementation of Signal Processing Systems TC of the IEEE Signal Processing Society, and Circuits and Systems for Communications TC, VLSI Systems and Applications TC, and Digital Signal Processing TC of the IEEE Circuits and Systems Society. He also received the Three-Year University-Wide Graduate School Fellowship of UMN and the Doctoral Dissertation Fellowship of UMN. He received the Merit (Student) Paper Award of the IEEE APCCAS in 2008, the Best Paper Award Nomination of the IEEE Workshop on Signal Processing Systems in 2015, three Best (Student) Paper Awards of the IEEE International Conference on ASIC in 2015, 2017, and 2019, the Best Paper Award in 2016, three Excellent Paper awards and two Excellent Poster Presentation awards of the International Collaboration Symposium on Information Production and Systems from 2016 to 2018, the Best (Student) Paper Award of the IEEE International Conference on DSP in 2016, the Best Contribution Award of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) in 2018, and the Outstanding Achievement Award of the Intel Collaborative Research Institute in 2018. He serves as an Associate Editor for the IEEE TRANSACTIONS ON SIGNAL PROCESSING and the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS. He served as a Corresponding Guest Editor for the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS twice. He is also the Secretary-Elect of the Circuits and Systems for Communications TC of the IEEE Circuits and Systems Society.



Yeong-Luh Ueng (Senior Member, IEEE) received the Ph.D. degree in communication engineering from National Taiwan University, Taipei, Taiwan, in 2001. From 2001 to 2005, he was with a private communication technology company, where he focused on the design and development of various wireless chips. Since 2005, he has been a member of the Faculty of National Tsing Hua University, Hsinchu, Taiwan, where he is currently a Full Professor with the Department of Electrical Engineering and the Institute of Communications Engineering. His research interests include coding theory, wireless communications, and communication ICs. In 2016, he received the Wu Ta-You Memorial Award from the Ministry of Science and Technology (MOST). In 2018, he received the Outstanding Electrical Engineering Professor Award from the Chinese Electrical Engineering Association and the Outstanding Research Award from the Ministry of Science and Technology (MOST), Taiwan.



Christoph Studer (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from ETH Zurich, Switzerland, in 2009.

In 2005, he was a Visiting Researcher with the Smart Antennas Research Group, Stanford University. From 2006 to 2009, he was a Research Assistant with the Integrated Systems Laboratory and the Communication Technology Laboratory (CTL), ETH Zurich. From 2009 to 2012, he was a Post-Doctoral Researcher with CTL, ETH Zurich, and the Digital Signal Processing Group, Rice University. In 2013, he held the position of Research Scientist at Rice University. From 2014 to 2019, he was an Assistant Professor with Cornell University. From 2019 to 2020, he was an Associate Professor with Cornell University and with Cornell Tech, New York, NY, USA. Since June 2020, he has been an Associate Professor with the Department of Information Technology and Electrical Engineering, Zurich, Switzerland. Since 2014, he has also been an Adjunct Professor with Rice University. His research interests include the design of very-large-scale integration (VLSI) circuits, as well as wireless communications, signal and

image processing, optimization, and machine learning.

Dr. Studer received ETH Medals for his M.S. and Ph.D. theses in 2006 and 2009, respectively. He received the Swiss National Science Foundation fellowship for Advanced Researchers in 2011 and the U.S. National Science Foundation CAREER Award in 2017. He won the Michael Tien '72 Excellence in Teaching Award from the College of Engineering, Cornell University, in 2016. He shared the Swisscom/ICTnet Innovations Award in 2010 and 2013. He was the winner of the Student Paper Contest of the 2007 Asilomar Conference on Signals, Systems, and Computers, received the Best Student Paper Award of the 2008 IEEE International Symposium on Circuits and Systems (ISCAS), and shared the best Live Demonstration Award at the IEEE ISCAS in 2013. He is currently an Associate Editor of the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS. In 2019, he was the Technical Program Chair of the Asilomar Conference on Signals, Systems, and Computers, and the Technical Program Co-Chair of the IEEE International Workshop on Signal Processing Systems (SiPS).



Andreas Burg (Member, IEEE) was born in Munich, Germany, in 1975. He received the Dipl.Ing. degree from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland, in 2000, and the Dr.Sc.Techn. degree from the Integrated Systems Laboratory, ETH Zurich, in 2006. In 1998, he was with Siemens Semiconductors, San Jose, CA, USA. During his Ph.D. studies, he was with the Bell Labs Wireless Research for a total of one year. From 2006 to 2007, he was a Post-Doctoral Researcher with the Integrated Systems Laboratory and with the Communication Theory Group, ETH Zurich. In 2007, he co-founded Celestrius, an ETH-spinoff in the field of MIMO wireless communication, where he was responsible for the ASIC development as the Director for VLSI. In 2009, he joined ETH Zurich as an SNF Assistant Professor and as the Head of the Signal Processing Circuits and Systems Group, Integrated Systems Laboratory. In 2011, he became a Tenure Track Assistant Professor with the École Polytechnique Fédérale de Lausanne (EPFL), where he is currently leading the Telecommunications Circuits Laboratory. He was promoted to Associate Professor in June 2018.

He is also a member of the SAT SPCN (EURASIP) and of the IEEE TC-DISPS. In 2000, he received the Willi Studer Award and the ETH Medal for his diploma and his diploma thesis, respectively. He was also awarded an ETH Medal for his Ph.D. dissertation in 2006. In 2008, he received a four-year grant from the Swiss National Science Foundation (SNF) for an SNF Assistant Professorship. With his students, he received the Best Paper Award from the *Journal on Image and Video Processing* (EURASIP) in 2013 and the Best Demo/Paper Awards at ISCAS 2013, ICECS 2013, and ACSSC 2007. He has served on the TPC of various conferences on signal processing, communications, and VLSI. He was the TPC Co-Chair of VLSI-SoC 2012, ESSCIRC 2016, and SiPS 2017. He was the General Chair of ISLPED 2019. He has served as an Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS in 2013 and on the Editorial Board of the *Microelectronics Journal* (Springer). He is an Editor of the *Journal of Signal Processing Systems* (Springer) and the *Journal of Low Power Electronics and Applications* (MDPI), and an Associate Editor of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).