

# A 3D Vertical-Channel Ferroelectric/Anti-Ferroelectric FET With Indium Oxide

Zhuo Li<sup>o</sup>, Jix[ua](https://orcid.org/0000-0001-9469-2631)n Wu<sup>o</sup>, Xiaoran Mei, Xin[g](https://orcid.org/0000-0002-6276-9419)yu Huang<sup>o</sup>[,](https://orcid.org/0000-0001-8511-4194) Takuya Saraya, Member, IEEE, Toshiro Hiramoto<sup>®</sup>, Member, IEEE, Takanori Takahashi<sup>®</sup>, Graduate Student Member, IEEE, Mutsunori Uenuma<sup>®</sup>, Member, IEEE, Y[uki](https://orcid.org/0000-0002-7945-6136)haru Uraoka<sup>®</sup>, Senior Member, IEEE, and Masaharu Kobayashi<sup>o</sup>, Senior Member, IEEE

**Abstract—A vertical channel ferroelectric-FET (FeFET)** with HfO<sub>2</sub>-based ferroelectric (Fe-HfO<sub>2</sub>) and atomic layer **deposition (ALD) Indium oxide (InOx) channel has been developed and demonstrated for 3D high-density memory applications. Reliable memory operation has been confirmed with memory window (MW)** *>***1V in gate length (Lg)** = **50nm short channel FeFETs. Polar-axis transition of Fe-HfO2 from in-plane in the initial film to out-of-plane after electrical cycling has been verified by both experimental and theoretical studies. A vertical channel anti-ferroelectric (AFe) FET (AFeFET) with ZrO2 has been also demonstrated by making use of half-loop hysteresis in AFe, which can be a new solution for the weak erase problem seen in oxide semiconductor channel FeFETs.**

**Index Terms—Ferroelectrics, hafnium zirconium oxide, ferroelectric memory, FeFET, endurance, retention.**

**FREROELECTRIC FET (FeFET)** is a promising can-<br>didate for high density memory with high-speed and<br>law name operation due to its field driven with approximate didate for high density memory with high-speed and low-power operation due to its field-driven write operation. Since the discovery of  $HfO<sub>2</sub>$ -based ferroelectric (Fe-HfO<sub>2</sub>), FeFET has attracted much attention because of its CMOScompatibility [1]. Moreover, 3D vertical-channel FeFET has the potential for high-density storage memory [2]. For 3D vertical-channel FeFET, compared to poly-Si, oxide semiconductor (OS) has potential benefits as a channel material, such as high mobility and no low-k interfacial layer between Fe-HfO<sub>2</sub> and OS layers  $[3]$ – $[7]$ . However, while program operation can be easily done due to the high majority carrier

Manuscript received 18 May 2022; revised 9 June 2022; accepted 14 June 2022. Date of publication 20 June 2022; date of current version 26 July 2022. This work was supported in part by Japan Science and Technology Agency (JST) Super Highway (SHW) under Grant 20356034, in part by Strategic International Collaborative Research Program (SICORP) under Grant 20218786, in part by Japan Society for the Promotion of Science (JSPS) KAKENHI under Grant 21H04549, and in part by Taiwan Semiconductor Manufacturing Company (TSMC) Advanced Semiconductor Research Project. The review of this letter was arranged by Editor U. Schroeder. (Corresponding author: Zhuo Li.)

Zhuo Li, Jixuan Wu, Xiaoran Mei, Takuya Saraya, Toshiro Hiramoto, and Masaharu Kobayashi are with the Institute of Industrial Science, The University of Tokyo, Tokyo 153-8505, Japan (e-mail: zhuo-li@nano.iis. u-tokyo.ac.jp).

Xingyu Huang is with the Institute of Industrial Science, The University of Tokyo, Tokyo 153-8505, Japan.

Takanori Takahashi, Mutsunori Uenuma, and Yukiharu Uraoka are with the Graduate School of Materials Science, Nara Institute of Science and Technology, Ikoma, Nara 630-0192, Japan.

Digital Object Identifier 10.1109/LED.2022.3184316

(b) Program operation  $(a)$ **Voltage offset** Gate for retention (ex.  $V_{tb}$  adjust) **TITITITITI Half-loop** hysteresis **Erase operation**  $|P| \ll P$ . Gate  $t|t|t|t|t|t$  $\boldsymbol{\mathsf{v}}$  Only small Net emicondu charge is required for erase ✔ Erase can be done even at low minority carrier concentration.

Fig. 1. (a) Half-loop hysteresis in AFe can be used to improve erase operation with small net charge. (b) Program and erase operations in AFe-FET that can achieve efficient erase operation with low minority carrier concentration.

concentration in OS, erase operation is weak due to the low minority carrier concentration in OS.

Previous works theoretically and experimentally show that shorter gate length  $(L_g)$  and thinner channel help to mitigate the weak erase issue by enhancing the electric field in the Fe-HfO<sub>2</sub> layer [8]–[10]. For 3D vertical channel FeFETs, OS channel material should be conformally deposited by atomic layer deposition (ALD) in a high-aspect ratio trench structure [11]–[14]. In addition, 3D FeFETs demand outof-plane polarization of  $Fe-HfO<sub>2</sub>$  with respect to any type of surface in the 3D structure. Anti-ferroelectric (AFe) gate insulator is another approach instead of  $Fe-HfO<sub>2</sub>$  and used for planar AFeFET [15]–[19]. We think that AFeFET is a practical approach because the use of half-loop hysteresis only requires small net charge in anti-parallel polarization and thus low carrier concentration for erase operation, but has not been demonstrated in 3D vertical structure yet (Fig. 1).

Based on the motivations above, in this study, (1) we develop and demonstrate a vertical channel FeFET/AFeFET with ALD indium oxide (InOx) channel at  $L_g = 50$ nm for high-density memory, (2) experimentally and theoretically investigate the polar-axis transition of  $FE-HfO<sub>2</sub>$  under the electric field.

## II. DEVICE FABRICATION

The device fabrication process for the proof-of-concept starts from SOI substrate.  $L_g = 50$ nm N<sup>+</sup> Si gate was formed by ion-implantation, thermal activation, and SOI thinning. A trench was formed by EB lithography and RIE, followed

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/



Fig. 2. (a) Top-down microscope image for a single device. (b) Crosssectional schematic for a single device. (c) Cross-sectional TEM images of the vertical channel FeFET with ALD InOx. (d) EDX elemental mapping of the vertical channel FeFET at the region of gate, Fe-HfO<sub>2</sub>, and InOx channel.

by gate isolation RIE. 1nm  $ZrO_2/10$ nm Hf $ZrO_2/1$ nm  $ZrO_2$  and 12nm  $ZrO<sub>2</sub>$  were grown by ALD at 250 $\degree$ C for FeFETs and for AFeFETs, respectively. Crystallization anneal was done at 600◦C by RTA. 5nm InOx was grown by ALD at 200◦C and patterned.  $O_3$  anneal was applied at 200 $°C$  to reduce oxygen vacancy [20]. S/D metal contacts were formed with 20nm TiN. Gate contact was formed with 5nm Ti and 20nm TiN.

Fig. 2(a) shows the top-down microscope image and Fig. 2(b) shows the cross-section schematic of a single device that contains two FETs in series, sharing source and drain. One FET is kept turned on while the other is in measurement. Fig. 2(c) and (d) show the cross-sectional TEM images and EDX elemental mapping of the fabricated vertical-channel FeFET, respectively. Conformal and uniform formation of the gate insulator and the channel is confirmed thanks to the ALD process. Note that the parasitic resistance is large between gate and source/drain in this work because of the  $N^+$  Si resistance and patterning process limitation, which limits write pulse width ∼100*µ*s but can be improved in the future work.

## III. RESULTS AND DISCUSSION

First, we show and discuss the results of the fabricated vertical channel FeFETs. Before FeFET characteristics, ferroelectricity was examined in a Fe-HfO<sub>2</sub> capacitor with the same Fe-HfO<sub>2</sub> layer as the FeFET, and  $N^+$  Si and TiN electrodes. Fig.  $3(a)$  shows the measured polarization charge  $(Q)$  – voltage (V) curves and Fig. 3 (b) shows the measured current (I) - V curves. As the voltage amplitude increases from 3V to 5V, the ferroelectric hysteresis approaches to a saturation curve till the leakage current becomes prominent. Both curves are not symmetric, showing the negative shift  $\sim$ 1V in the voltage axis. The shift is made by the two factors: 1) work function difference and 2) positive fixed charge in the Fe-HfO<sub>2</sub> layer. The work function difference ∼0.5eV between  $N^+$  Si and TiN generates built-in bias and causes the shift of the hysteresis loop [21], [22]. The remaining shift is caused by the fixed charge.

Fig. 3(c) shows the memory-read drain-current  $(I_d)$  – gate voltage  $(V<sub>g</sub>)$  curves of the vertical channel FeFET with  $L<sub>g</sub> = 50$ nm, varying program and erase pulse voltage. As the pulse voltage increases, memory window (MW) increases. This corresponds to Fig.  $3(a)$  where hysteresis increases as the voltage on the Fe-HfO<sub>2</sub> layer increases. MW of  $>1$ V was obtained and applicable for memory operation. Note that, since the fast I-V measurement module was used for read  $I_d$ -V<sub>g</sub> curves, the off-state current was limited by the resolution of the module at the dynamic range. Fig.  $3(d)$  and Fig.  $3(e)$ show measured endurance and retention characteristics, respectively.  $>10^3$  endurance cycles and  $>10^3$  seconds retention were obtained. Threshold voltage  $(V<sub>th</sub>)$  at erase state decays faster than at program state, which is due to the larger depolarization field at erase state with OS channel [3].

Next, we show the results of the polar-axis transition of Fe-HfO<sub>2</sub> under the electric field. Fig.  $4(a)$  shows the surface energies of the Fe-phase of crystalline  $HfO<sub>2</sub>$  in slab structure calculated by the first-principles simulation [23]. While the out-of-plane polar Fe-HfO<sub>2</sub> with  $(001)$  orientation shows the largest surface energy, the in-plane polar Fe-HfO<sub>2</sub> with  $(010)$ orientation has the lowest and the most stable surface energy.

Fig. 4(b) shows the plan-view TEM images of the annealed HfZrO<sub>2</sub> films with and without the  $10<sup>4</sup>$  electric-field cycling as wake-up operation. The grain maps within  $1 \mu m^2$  area and their colored orientation analyses are also shown in Fig. 4(b). Fig.  $4(c)$  is the inverse polar mapping from Fig.  $4(b)$ , which represents the distribution of the grain crystal orientations [24]. In the film without wake-up, the dominant grain orientation is in-plane polar  $(010)$ , which is consistent with Fig.  $4(a)$ . After wake-up, however, the dominant grain orientation becomes out-of-plane polar (001). This indicates that the initial in-plane polar-axis transits to the out-of-plane polar-axis in the  $Fe-HfO<sub>2</sub>$ grains under the electric field.

Fig. 4(d) shows the simulated kinetic pathway of the atomic structure transition. For typical up/down polarization switching, the transition barrier is comparable because of the symmetry. For the transition from the in-plane polar to the out-of-plane polar  $Fe-HfO<sub>2</sub>$ , there is an intermediate tetragonal phase (t and t') [25]. The transition barrier is low between t and t'. Therefore, the out-of-plane polar axis can be realized from the initial in-plane polar axis via the tetragonal phases. This finding is useful in that  $Fe-HfO<sub>2</sub>$  can maximize the polarization for memory operation on any type of surface in 3D structure.

Then, we show the results of the fabricated vertical channel AFeFETs. Before AFeFET characteristics, half-loop hysteresis behavior was examined in an AFe- capacitor with the same AFe-layer as the AFeFET, and  $N^+$  Si and TiN electrodes. Fig. 5(a) shows the measured Q-V curves and Fig. 5 (b) shows the measured I-V curves. In the voltage sweep between −3V and 5V or narrower range, half-loop hysteresis was obtained similar to ferroelectric hysteresis. Moreover, as we saw in Fig.  $3(a)$  and  $(b)$ , the built-in bias generated by the work function difference and the positive fixed charge shift the Q-V and I-V curves in the negative direction in the voltage axis. This results in one polarization switching at positive voltage and the other polarization switching at negative voltage, which realizes ferroelectric-like nonvolatile behavior in AFe [21], [22].

Fig. 5(c) shows the memory-read  $I_d-V_g$  curves of the vertical channel AFeFET with  $L_g = 50$ nm, varying program and erase pulse voltage. MW of *>*0.5V was obtained. This value is smaller than that of the FeFET because of the smaller hysteresis in the half-loop hysteresis. Fig. 5(d) and Fig. 5(e) show measured endurance and retention characteristics, respectively.  $>10^3$  endurance cycles and  $>10^3$  seconds retention were obtained.  $V_{th}$  decay at erase state is slower than that of the FeFET. This indicates that erase operation requires only small net polarization charge and channel charge in the AFeFET, so that the depolarization field is small and the retention is maintained. The small retention loss at erase state can be due to the depolarization of the excess polarization



Fig. 3. (a) Measured Q-V and (b) I-V curves of the fabricated  $N^+$  Si / ZrO<sub>2</sub>-HfZrO<sub>2</sub>-ZrO<sub>2</sub> / TiN Fe-capacitor, varying voltage amplitude from 3V to 6V at 1kHz. (c) Measured read  $I_d$ -V<sub>g</sub> curves of the vertical channel FeFET. Measured (d) endurance and (e) retention characteristics of the vertical channel FeFET.



Fig. 4. (a) Calculated surface energies of Fe-HfO<sub>2</sub> slabs with different orientations. (b) Plan-view TEM images and crystal-orientation color-maps of FE-HfO<sub>2</sub> film (i-ii) without and (iii-iv) with wake-up operation. (c) Inverse polar maps from (b) (i) without and (ii) with wake-up operation by 10<sup>4</sup> electrical cycling. (d) Simulated pathway of (i) up/down polarization switching and (ii) in-plane/out-of-plane polarization transition via t-phases as intermediate steps.



Fig. 5. (a) Measured Q-V and (b) I-V curves of the fabricated N<sup>+</sup> Si / ZrO<sub>2</sub> / TiN AFe-capacitor, setting offset voltage and varying voltage amplitude at 1kHz. (c) Measured read  $I_d$ -V<sub>G</sub> curves of the vertical channel AFeFET. Measured (d) endurance and (e) retention characteristics of the vertical channel AFeFET.

TABLE I BENCHMARK OF Fe-HfO<sub>2</sub> VERTICAL CHANNEL FeFET

	This work		[2]	[27]	[28]	$[4]$
Channel material	InOx		poly-Si	poly-Si	SiGe	InZnOx
Channel length	50 <sub>nm</sub>		50 <sub>nm</sub>	50 <sub>nm</sub>	39.5nm	100nm
Gate insulator thickness	FE $ZrO_2/HfZrO_2/$ ZrO <sub>2</sub> 12nm	AFe ZrO <sub>2</sub> 12nm	$Si:$ HfO $2$ 15nm	Si:HfO <sub>2</sub> 12nm	$Hf_0$ sZr <sub>0</sub> sO <sub>2</sub> 10.2nm	<b>HfZrOx</b> 24nm
МW	1.3V	0.7V	2V	2.2V	2.3V	2V
PRG/ERS voltage	± 7V	$+5V/$ $-7V$	±10V	±10V	± 9V	±5V
Endurance	10 <sup>4</sup> cycles	10 <sup>4</sup> cycles	10 <sup>4</sup> cycles	10 <sup>4</sup> cycles	10 <sup>4</sup> cycles	10 <sup>8</sup> cycles
Retention at room temperature	$>10^{3} s$	$>10^{3}$ s	$>10^3$ s	$>10^{5}$ s	$>10^4$ s	<b>NA</b>

induced by slight over-erase in the current write operation. Retention loss due to polarization charge loss in imprint may not be severe based on the previous work on IGZO-capped ferroelectric capacitors [26]. Further study will be needed to elucidate the retention behavior in AFeFET. Note that low  $V_{th}$ in the FeFET and AFeFET in this work are attributed to InOx channel. Higher  $V_{th}$  can be obtained by engineering gate stack and OS channel.

Table I benchmarks the vertical channel FeFET and AFeFET in this work with previously reported FeFETs with  $Fe-HfO<sub>2</sub>$  and various channel materials. The FeFET in this work shows the comparable MW and reliability characteristics at given thickness at relatively low voltage operation. We demonstrated the first vertical InOx channel AFeFET, showing its feasibility for vertical channel memory devices. Smaller MW in AFeFETs can be improved by AFe thickness while robust erase operation and reliability are maintained.

### IV. CONCLUSION

We demonstrated a vertical channel FeFET with ALD InOx at  $L_g = 50$ nm. The FeFET shows  $>1$ V MW with reliable memory operation. We confirmed polar-axis transition from in-plane to out-of-plane in  $Fe-HfO<sub>2</sub>$  by experimental and theoretical study. We also demonstrated a vertical channel AFeFET with ALD InOx at  $L_g = 50$ nm. The AFeFET shows  $> 0.5V$ MW. Erase state retention is improved by AFeFET thanks to the efficient erase operation by using the half-loop hysteresis of AFE. This work shows the feasibility of 3D vertical channel FeFETs and AFeFETs with OS channel for high-density storage memory.

#### **REFERENCES**

- [1] J. Müller, E. Yurchuk, T. Schlosser, J. Paul, R. Hoffmann, S. Müller, D. Martin, S. Slesazeck, P. Polakowski, J. Sundqvist, M. Czernohorsky, K. Seidel, P. Kucher, R. Boschke, M. Trentzsch, K. Gebauer, U. Schroder, and T. Mikolajick, "Ferroelectricity in HfO<sub>2</sub> enables nonvolatile data storage in 28 nm HKMG," in *Proc. Symp. VLSI Technol. (VLSIT)*, Jun. 2012, pp. 25–26, doi: [10.1109/VLSIT.2012.](http://dx.doi.org/10.1109/VLSIT.2012.6242443) [6242443.](http://dx.doi.org/10.1109/VLSIT.2012.6242443)
- [2] K. Florent, M. Pešić, A. Subirats, K. Banerjee, S. Lavizzari, A. Arreghini, L. di Piazza, G. Potoms, F. Sebaai, S. Mcmitchell, M. I. Popovici, G. Groeseneken, and J. van Houdt, "Vertical ferroelectric HfO2 FET based on 3-D NAND architecture: Towards dense lowpower memory," in *IEDM Tech. Dig.*, Dec. 2018, pp. 2.5.1–2.5.4, doi: [10.1109/IEDM.2018.8614710](http://dx.doi.org/10.1109/IEDM.2018.8614710).
- [3] F. Mo, Y. Tagawa, C. Jin, M. Ahn, T. Saraya, T. Hiramoto, and M. Kobayashi, "Low-voltage operating ferroelectric FET with ultrathin IGZO channel for high-density memory application," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 717–723, Jul. 2020, doi: [10.1109/JEDS.2020.3008789](http://dx.doi.org/10.1109/JEDS.2020.3008789).
- [4] M.-K. Kim, I.-J. Kim, and J.-S. Lee, "CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and highspeed three-dimensional memory," *Sci. Adv.*, vol. 7, no. 3, Jan. 2021, Art. no. eabe1341, doi: [10.1126/sciadv.abe1341](http://dx.doi.org/10.1126/sciadv.abe1341).
- [5] E. Tokumitsu, M. Senoo, and T. Miyasako, "Use of ferroelectric gate insulator for thin film transistors with ITO channel," *Microelectron. Eng.*, vol. 80, pp. 305–308, Jun. 2005, doi: [10.1016/j.mee.2005.](http://dx.doi.org/10.1016/j.mee.2005.04.017) [04.017](http://dx.doi.org/10.1016/j.mee.2005.04.017).
- [6] H. Yamada, T. Yoshimura, and N. Fujimura, "Effect of ferroelectric polarization on carrier transport in controlled polarizationtype ferroelectric gate field-effect transistors with poly(vinylidene fluoride–tetrafluoroethylene)/ZnO heterostructure," *Jpn. J. Appl. Phys.*, vol. 51, no. 11, Nov. 2012, Art. no. 11PB01, doi: [10.7567/JJAP.51.](http://dx.doi.org/10.7567/JJAP.51.11PB01) [11PB01.](http://dx.doi.org/10.7567/JJAP.51.11PB01)
- [7] H. Tanaka, Y. Kaneko, and Y. Kato, "A ferroelectric gate field effect transistor with a  $ZnO/Pb(Zr,Ti)O<sub>3</sub>$  heterostructure formed on a silicon substrate," *Jpn. J. Appl. Phys.*, vol. 47, no. 9, p. 7527, Sep. 2008, doi: [10.1143/JJAP.47.7527](http://dx.doi.org/10.1143/JJAP.47.7527).
- [8] F. Mo, X. Mei, T. Saraya, T. Hiramoto, and M. Kobayashi, "A simulation study on memory characteristics of InGaZnO-channel ferroelectric FETs with 2D planar and 3D structures," *Jpn. J. Appl. Phys.*, vol. 61, p. 1013, Feb. 2022, doi: [10.35848/1347-4065/ac3d0e](http://dx.doi.org/10.35848/1347-4065/ac3d0e).
- [9] Z. J. Lin, M. Si, Y. Luo, X. Lyu, A. R. Charnas, Z. Chen, Z. Yu, W. Tsai, P. C. McIntyre, R. K. Kanjolia, M. Moinpour, S. Yu, and P. D. Ye, "High-peformance BEOL-compatible atomic-layerdeposited  $In_2O_3$  Fe-FETs enabled by channel length scaling down to 7 nm: Achieving performance enhancement with large memory window of 2.2 V, long retention *>* 10 years and high endurance *>* 108 Cycles," in *IEDM Tech. Dig.*, Dec. 2021, pp. 17.4.1–17.4.4, doi: [10.1109/IEDM19574.2021.](http://dx.doi.org/10.1109/IEDM19574.2021.9720652) [9720652.](http://dx.doi.org/10.1109/IEDM19574.2021.9720652)
- [10] K. A. Aabrar, J. Gomez, S. G. Kirtania, M. S. Jose, Y. Luo, P. G. Ravikumar, P. V. Ravindran, H. Ye, S. Banerjee, S. Dutta, A. I. Khan, S. Yu, and S. Datta, "BEOL compatible superlattice FerroFET-based high precision analog weight cell with superior linearity and symmetry," in *IEDM Tech. Dig.*, Dec. 2021, pp. 19.6.1–19.6.4, doi: [10.1109/IEDM19574.2021.9720713](http://dx.doi.org/10.1109/IEDM19574.2021.9720713).
- [11] Y.-M. Kim, H.-B. Kang, G.-H. Kim, C.-S. Hwang, and S.-M. Yoon, "Improvement in device performance of vertical thin-film transistors using atomic layer deposited IGZO channel and polyimide spacer," *IEEE Electron Device Lett.*, vol. 38, no. 10, pp. 1387–1389, Oct. 2017, doi: [10.1109/LED.2017.2736000](http://dx.doi.org/10.1109/LED.2017.2736000).
- [12] M. H. Cho, H. Seol, A. Song, S. Choi, Y. H. Song, P. S. Yun, K. Chung, J. U. Bae, K. S. Park, and J. K. Jeong, "Comparative study on performance of IGZO transistors with sputtered and atomic layer deposited channel layer," *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1783–1788, Apr. 2019, doi: [10.1109/TED.2019.2899586.](http://dx.doi.org/10.1109/TED.2019.2899586)
- [13] X. Duan, K. Huang, J. T. Feng, J. Niu, H. Qin, S. Yin, G. Jiao, D. Leonelli, X. Zhao, W. Jing, Z. Wang, Q. Chen, X. Chuai, C. Lu, W. Wang, G. Yang, D. Geng, L. Li, and M. Liu, "Novel vertical channelall-around (CAA) IGZO FETs for 2T0C DRAM with high density beyond 4F2 by monolithic stacking," in *IEDM Tech. Dig.*, Dec. 2021, pp. 10.5.1–10.5.4, doi: [10.1109/IEDM19574.2021.9720682.](http://dx.doi.org/10.1109/IEDM19574.2021.9720682)
- [14] A. Belmonte, H. Oh, S. Subhechha, N. Rassoul, H. Hody, H. F. Dekkers, R. Delhougne, L. Ricotti, K. Banerjee, A. V. Chasin, M. J. van Setten, H. Puliyalil, M. Pak, L. Teugels, D. Tsvetanova, K. Vandersmissen, S. Kundu, J. Heijlen, D. Batuk, J. Geypen, L. Goux, and G. S. Kar, "Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating  $> 10^3$ s retention,  $> 10^{11}$  cycles endurance and  $L_g$  scalability down to 14 nm," in *IEDM Tech. Dig.*, Dec. 2021, pp. 10.6.1–10.6.4, doi: [10.1109/IEDM19574.2021.9720596](http://dx.doi.org/10.1109/IEDM19574.2021.9720596).
- [15] C. Jin, K. Jang, T. Saraya, T. Hiramoto, and M. Kobayashi, "Experimental study on the role of polarization switching in subthreshold characteristics of HfO<sub>2</sub>-based ferroelectric and anti-ferroelectric FET," in *IEDM Tech. Dig.*, Dec. 2018, pp. 31.5.1–31.5.4, doi: [10.1109/IEDM.2018.8614486](http://dx.doi.org/10.1109/IEDM.2018.8614486).
- [16] Z. Liang, K. Tang, J. Dong, Q. Li, Y. Zhou, R. Zhu, Y. Wu, D. Han, and R. Huang, "A novel high-endurance FeFET memory device based on ZrO2 anti-ferroelectric and IGZO channel," in *IEDM Tech. Dig.*, Dec. 2021, pp. 17.3.1–17.3.4, doi: [10.1109/IEDM19574.2021.9720627.](http://dx.doi.org/10.1109/IEDM19574.2021.9720627)
- [17] M. Pešić, U. Schroeder, S. Slesazeck, and T. Mikolajick, "Comparative study of reliability of ferroelectric and anti-ferroelectric memories," *IEEE Trans. Device Mater. Reliab.*, vol. 18, no. 2, pp. 154–162, Jun. 2018, doi: [10.1109/TDMR.2018.2829112.](http://dx.doi.org/10.1109/TDMR.2018.2829112)
- [18] Z. Liang, K. Tang, J. Dong, Q. Li, Y. Zhou, R. Zhu, Y. Wu, D. Han, and R. Huang, "A novel high-endurance FeFET memory device based on ZrO2 anti-ferroelectric and IGZO channel," in *IEDM Tech. Dig.*, Dec. 2021, pp. 17.3.1–17.3.4, doi: [10.1109/IEDM19574.2021.9720627.](http://dx.doi.org/10.1109/IEDM19574.2021.9720627)
- [19] H. Liu, C. Wang, G. Han, J. Li, Y. Peng, Y. Liu, X. Wang, N. Zhong, C. Duan, X. Wang, N. Xu, T. J. K. Liu, and Y. Hao, "ZrO2 ferroelectric FET for non-volatile memory application," *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1419–1422, Sep. 2019, doi: [10.1109/LED.2019.2930458](http://dx.doi.org/10.1109/LED.2019.2930458).
- [20] R. Kobayashi, T. Nabatame, T. Onaya, A. Ohi, N. Ikeda, T. Nagata, K. Tsukagoshi, and A. Ogura, "Comparison of characteristics of thinfilm transistor with  $In_2O_3$  and carbon-doped  $In_2O_3$  channels by atomic layer deposition and post-metallization annealing in O<sub>3</sub>," Jpn. J. Appl. *Phys.*, vol. 60, no. 3, Feb. 2021, Art. no. 030903, doi: [10.35848/1347-](http://dx.doi.org/10.35848/1347-4065/abde54) [4065/abde54](http://dx.doi.org/10.35848/1347-4065/abde54).
- [21] M. Pesic, S. Knebel, M. Hoffmann, C. Richter, T. Mikolajick, and U. Schroeder, "How to make DRAM non-volatile? Anti-ferroelectrics: A new paradigm for universal memories," in *IEDM Tech. Dig.*, Dec. 2016, pp. 11.6.1–11.6.4, doi: [10.1109/IEDM.2016.7838398.](http://dx.doi.org/10.1109/IEDM.2016.7838398)
- [22] M. Pešić, M. Hoffmann, C. Richter, T. Mikolajick, and U. Schroeder, "Nonvolatile random access memory and energy storage based on antiferroelectric like hysteresis in ZrO<sub>2</sub>," *Adv. Funct. Mater.*, vol. 26, no. 41, pp. 7486–7494, Sep. 2016, doi: [10.1002/adfm.201603182.](http://dx.doi.org/10.1002/adfm.201603182)
- [23] J. Wu, F. Mo, T. Saraya, T. Hiramoto, and M. Kobayashi, "A firstprinciples study on ferroelectric phase formation of Si-doped HfO<sub>2</sub> through nucleation and phase transition in thermal process," *Appl. Phys. Lett.*, vol. 117, no. 25, Dec. 2020, Art. no. 252904, doi: [10.1063/5.0035139.](http://dx.doi.org/10.1063/5.0035139)
- [24] M. Lederer, T. Kämpfe, R. Olivo, D. Lehninger, C. Mart, S. Kirbach, T. Ali, P. Polakowski, L. Roy, and K. Seidel, "Local crystallographic phase detection and texture mapping in ferroelectric Zr doped HfO2 films by transmission-EBSD," *Appl. Phys. Lett.*, vol. 115, no. 22, Nov. 2019, Art. no. 222902, doi: [10.1063/1.5129318.](http://dx.doi.org/10.1063/1.5129318)
- [25] S. Barabash, D. Pramanik, Y. Zhai, B. Magyari-Kópe, and Y. Nishi, "Ferroelectric Switching Pathways and Energetics in (Hf,Zr)O<sub>2</sub>," *ECS Trans.*, vol. 75, no. 32, pp. 107–121, Jan. 2017, doi: [10.1149/07532.0107ecst.](http://dx.doi.org/10.1149/07532.0107ecst)
- [26] F. Mo, T. Saraya, T. Hiramoto, and M. Kobayashi, "Reliability characteristics of metal/ferroelectric-HfO<sub>2</sub>/IGZO/metal capacitor for nonvolatile memory application," *Appl. Phys. Exp.*, vol. 13, no. 7, 2020, Art. no. 074005, doi: [10.35848/1882-0786/ab9a92](http://dx.doi.org/10.35848/1882-0786/ab9a92).
- [27] K. Banerjee, L. Breuil, A. P. Milenin, M. Pak, J. Stiers, S. R. C. Mcmitchell, L. Di Piazza, G. Van Den Bosch, and J. van Houdt, "First demonstration of ferroelectric Si:HfO<sub>2</sub> based 3D FE-FET with trench architecture for dense nonvolatile memory application," in *Proc. IEEE Int. Memory Workshop (IMW)*, May 2021, pp. 1–4, doi: [10.1109/IMW51353.2021.9439620.](http://dx.doi.org/10.1109/IMW51353.2021.9439620)
- [28] W. Huang, H. Zhu, Y. Zhang, X. Yin, X. Ai, J. Li, C. Li, Y. Li, L. Xie, Y. Liu, J. Xiang, K. Jia, J. Li, and T. C. Ye, "Ferroelectric vertical gateall-around field-effect-transistors with high speed, high density, and large memory window," *IEEE Electron Device Lett.*, vol. 43, no. 1, pp. 25–28, Jan. 2022, doi: [10.1109/LED.2021.3126771.](http://dx.doi.org/10.1109/LED.2021.3126771)