

Area-Selective Electroless Deposition of Cu for Hybrid Bonding

Fumihiko Inoue¹, Member, IEEE, Serena Iacovo, Zaid El-Mekki, Soon-Wook Kim, Herbert Struyf, and Eric Beyne¹, Senior Member, IEEE

Abstract—This letter describes the use of area-selective electroless Cu deposition for topography control of Cu-SiCN hybrid bonding pads. The electroless deposition of Cu allows one to obtain protrusions on hybrid bonding Cu pads without further polishing optimization. A recessed Cu pad after chemical mechanical polishing becomes a protrusion after electroless deposition. This indicates that the electroless Cu film was selectively deposited on Cu, without deposition on the SiCN surface. A void-free Cu-Cu bonding interface was observed after annealing at 350 °C with an electroless Cu layer at the interface. 100% electrical connection was obtained at 1.4- μm pitch where the deposition thickness was on target.

Index Terms—Hybrid bonding, electroless deposition, area-selective deposition.

I. INTRODUCTION

HYBRID bonding is a promising direct wafer bonding approach which creates mechanical joints (dielectric-dielectric) and electrical connections (Cu-Cu) simultaneously [1]–[4]. The higher flexibility of the system design allowed by hybrid bonding enables us to make higher-density connections for the top and bottom wafers. In hybrid bonding, two wafers are finished by a Cu/dielectric damascene process with atomic-scale dielectric surface roughness and minimal Cu protrusion/recess [1], [2]. The capabilities of this approach strongly depend on the quality of the chemical mechanical polishing (CMP) processes. The required range of the recess and protrusion of a Cu pad from the dielectric field is below 5 nm for fine-pitch connections [1], [2]. It is known that the mechanism of Cu-Cu connection during hybrid bonding is “Cu pumping” during post-bond annealing [5]–[7]. If the Cu surface is recessed on both sides of the wafer, the Cu-Cu interface will be under high tensile stress after cooling, which may be a concern for reliability. Therefore, the ideal shape of the Cu pad is zero recess for both sides of the wafer.

However, the CMP process needs to be optimized for within-wafer uniformity across the wafer edge, residue control

Manuscript received August 27, 2021; revised October 27, 2021; accepted October 29, 2021. Date of publication November 2, 2021; date of current version November 24, 2021. This work was supported by IMEC 3D System Integration Program. The review of this letter was arranged by Editor Z. J. Ma. (Corresponding author: Fumihiko Inoue.)

The authors are with imec, 3001 Leuven, Belgium (e-mail: inoue-fumihiko-ty@ynu.ac.jp; serena.iacovo@imec.be).

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2021.3124960>.

Digital Object Identifier 10.1109/LED.2021.3124960




Fig. 1. Schematic illustration of process flow of electroless Cu deposition on hybrid bonding interface. (a) Post-barrier CMP, (b) post-ELD on top pad, (c) post-hybrid bonding, and (d) after post-bond annealing.

(e.g. over-polishing and post-cleaning) and galvanic corrosion, as well [1], [2], [8]. Therefore, controlling the selectivity of the Cu, barrier and dielectric during barrier CMP becomes significantly challenging, in particular when the pitch size becomes finer. The Cu pad eventually tends to be recessed at the few nanometer level in hybrid bonding pads.

Electroless deposition (ELD) has unique properties compared to other film deposition processes. The method selectively deposits metals on metal with no deposition on non-catalytic surfaces, such as a dielectric layer [9]–[15]. Furthermore, the deposition rate is controllable at the nanometer level. In this study, we investigated reshaping the Cu pad topography by area-selective ELD Cu. The impact of the ELD Cu was confirmed by electrical measurements in daisy chains and cross-sectional images of the interface.

II. EXPERIMENTAL

All wafer scale processes were performed using 300-mm Si wafers as the substrate. A high-resolution damascene surface containing sub-micron size Cu pads was used for the experiments. The top and bottom pad sizes used in the experiments were 540 and 1080 nm for 2.0- μm pitch and 360 and 720 nm for 1.4- μm pitch. Plasma enhanced chemical vapor deposited SiCN was used as the bonding interfacial dielectric layer [16], [17]. To minimize the SiCN dielectric roll-off, a hard substrate configuration in the CMP hardware system in combination with the proper slurry enabled stable and controllable performance. A wafer-scale ELD tool was used for the test. The ELD bath was a commercial

solution with a metal base complexing agent, which does not generate hydrogen during the chemical process. The surface topography was analyzed by atomic force microscopy (AFM). The statistical Cu step height was characterized by converting the AFM image raw data into numerical data. Both top and bottom wafers were activated by nitrogen plasma and cleaned by megasonic DI water prior to bonding. Wafers with two different topographies prepared by a CMP process were stacked face-to-face [18]. After wafer bonding, the double-thickness wafers were annealed by a two-step process: an initial step at 250 °C to increase the adhesion strength of the brittle SiCN-SiCN surface, then a final step at 350 °C to contact the Cu-Cu nano-pad surface. After post-bonding annealing, the interface voids were detected by scanning acoustic microscopy (SAM). Afterwards, the bonded wafers were thinned to 5 μm , revealing 5 μm -diameter and 8 μm -depth Through-Si vias (TSVs) [19], [20]. The backside was finalized by aluminum metallization for electrical probing. The cross-sectional images were observed by transmission electron microscopy (TEM) for high-resolution imaging.

III. RESULTS AND DISCUSSION

The typical bath temperature used for the solution provided by the chemical vendor is 70 °C. However, the deposition rate was 1.75 nm/s at 70 °C, which implies that it would take only 2.8 s to reach the 5-nm deposition target. Uniformity control within 2.8 s is significantly difficult for a 300-mm wafer. Therefore, the temperature was adjusted for application of the hybrid bonding pad. Although the data is not shown here, the deposition thickness, which was confirmed by Rutherford backscattering spectrometry and the sheet resistance of Cu, increased linearly with time regardless of the temperature. By decreasing the temperature of the ELD Cu process to 30 °C, the deposition rate also decreased to 0.25 nm/s. The obtained within-wafer uniformity of the ELD film thickness on a blanket Cu wafer was 5.7% at an average deposition thickness of 4.7 nm within-wafer.

After optimization on the blanket wafer, the low-temperature ELD process was applied on the hybrid bonding pad surface after CMP. Figure 2(a) and (b) show the AFM results on hybrid bonding pads before and after electrodeposition on the top wafer. Prior to electrodeposition, the average recess amount of the Cu against the SiCN surface was -2.28 nm (STDEV 0.35 nm) and -2.18 nm (0.31 nm) for 1.4- μm and 2.0- μm pitch, respectively. This was quite similar for the bottom wafer (-2.49 nm for 1.4- μm pitch and -1.92 nm for 2.0- μm pitch) as shown in Figure 2 (c) and (d).

The exact same ELD process which was used for the blanket Cu wafer was applied on the hybrid bonding pad. Post-ELD, all the Cu recesses became protrusions. The AFM measurement is executed on exactly the same pad before and after ELD Cu. This indicates that no Cu was deposited on the SiCN surface and that Cu was selectively deposited on Cu surfaces. ELD Cu can only deposit on a surface which is catalytic for the reducing agent. The SiCN does not have such a catalytic effect for the reducing agent of this ELD chemistry. Therefore, the ELD Cu shows area selective deposition on hybrid bonding surface.




Fig. 2. Statistical AFM data within wafer for top and bottom wafers. (a) Top wafer at 1.4- μm pitch. (b) Top wafer at 2.0- μm pitch. (c) Bottom wafer at 1.4- μm pitch. (d) Bottom wafer at 2.0- μm pitch.

The protrusion amount of Cu varied from the wafer center towards the edge with values of 4.84, 3.19, 2.26, 1.84 and 1.06 nm for 1.4- μm pitch. The deposited ELD was 6.54 nm at the wafer center and 3.55 nm at the edge; such a difference in the deposition thickness was not seen for the blanket wafer. This might be explained by a loading effect, probably due to electrochemical surface potential differences caused by underlying metal lines. The delta (bottom recess to top protrusion) was 2.70 nm for the wafer center, -0.63 nm for the wafer middle and -1.6 nm for the wafer edge. We attempted to distinguish the ELD layer and damascene electrochemical deposited (ECD) Cu layer by TEM observation; however, there were homogeneous Cu grains/layers at the top surface of the pads. This might be due to self-annealing growth of ELD Cu due to the residual stress in the ECD Cu [21]–[23]. The ELD Cu layer might be recrystallized immediately along with the underlying ECD Cu layer by self-annealing.

Despite the non-uniformity of the ELD Cu caused by loading effects, the wafer pair was bonded with a high alignment accuracy. The result of the overlay model parameter was $T(x) = 92$ nm, $T(y) = -124$ nm and $R = -0.355$ μrad . The overlay total misalignment of the wafer was 252 nm with 121 nm of residuals. The misalignment value was slightly higher than the wafer pairs without ELD (<200 nm for the alignment and <120 nm for the residuals). This might be due to the protruding part of the ELD Cu around the wafer center, such that the surface topography might cause extra misalignment.

Figure 3 shows SAM images after bonding. The white area indicates where significant acoustic sound reflection is obtained (= non-bonded area or void). The non-bonded area is clearly seen to encompass the entire wafer right after bonding. Although most of the non-bonded area has a finer pitch pad area than 1.4- μm , some of the area above 1.4- μm pitch is also not bonded. The wafer pair had a 2-step annealing process consisting of 250 °C for 2 h and 350 °C for 2 h. The voids were significantly reduced after annealing at 250 °C for 2 h. The bondability at the wafer edge seemed to be better than




Fig. 3. SAM scan images of 300 mm bonded wafers for a pair (a) post-bonding, (b) post-1st-annealing at 250 °C for 2 h, and (c) post-2nd-annealing at 350 °C for 2 h.




Fig. 4. (a) Electrical resistance distribution of daisy chains. (b) Wafer map of electrical connection at (b) 284 links (1.4- μm pitch), (c) 8804 links (1.4- μm pitch), (d) 202 links (2.0- μm pitch), and (e) 4404 links (2.0- μm pitch).

at the wafer center. There was no significant change from the state after 250 °C annealing for 2 h to that after 350 °C annealing for 2 h. The good bondability at the wafer middle and edge can also be explained by the delta of ELD protrusion and CMP recess for the bottom wafer, which is close to zero or minus.

After the bonding and annealing, the top Si wafer was thinned down to 5 μm . The 8- μm depth via-middle TSVs were revealed from the backside by the thinning process. The electrical yields of daisy chains were measured through the TSVs. Figure 4(a) shows daisy chain electrical yields. The electrical resistance value when the hybrid bonding pad is formed only by CMP can be found in Ref [2]. The obtained contact resistance with ELD Cu at the interface is equivalent to the surface formed by CMP for both 1.4 and 2.0 μm pitch. 100% yield was obtained for 284 links of 1.4- μm pitch and 202 links of 2.0- μm pitch over the entire wafer. However, the yield of 1.4- μm pitch with 8804 links was 79% and that of 2.0- μm pitch with 4404 links was 88%. Figure 4(b)–(e) shows the wafer map of the electrical measurement. The dies with non-connected daisy chains are indicated in red. The non-yielding area corresponds to the area where the ELD Cu created protrusions. In other words, if the protrusion-recess control of ELD works like the wafer middle and wafer edge, the ELD Cu layer itself does not have an impact on the electrical yields.

Figure 5 (a) shows cross-sectional TEM images of the Cu-Cu interface. The specimen was taken from the wafer middle where good electrical yield was obtained. Homogeneous Cu can be observed in the image, and there are no defects, voids, or clear indication of an interface at the Cu-Cu junction. This means that ELD Cu only played the role of topography




Fig. 5. Cross-sectional TEM images of 1.4- μm pitch hybrid bonding interface after 350 °C anneal for 2 h. (a) A specimen taken from an area with good electrical yield at the wafer middle and high-resolution STEM-HAADF images at the (b) wafer center, (c) wafer middle, and (d) wafer edge.

control prior to bonding and had no negative impact on the Cu-Cu bonding. Figure 5(b), (c) and (d) show higher magnification STEM of the Cu-Cu interface at the wafer center, middle and edge. Although a minor void (low density area) was observed at the wafer center (see Figure 5(b)), a Cu connection was formed for all the locations. There was no gap in between the top and bottom Cu even though an ELD layer existed at the interface.

IV. CONCLUSION

We demonstrated area-selective Cu deposition on hybrid bonding Cu pads by electroless deposition. ELD Cu only deposited on the Cu pads, without deposition on the SiCN surface. Hence, the electroless Cu process had no impact on the SiCN-SiCN bonding interface. Although there was some wafer-level non-uniformity of ELD Cu caused by a micro-loading effect, the recess shape of Cu pads was repaired by ELD Cu. As a result, excellent hybrid bonding connection was obtained, where the delta between recess and protrusion was near zero nanometers. The superior electrical connection results are encouraging for the future of electroless Cu deposition for hybrid wafer bonding applications. As the control of surface topography using CMP alone will become more challenging for finer pitch hybrid bonding, such a nano-level area-selective “repair” approach may become essential. The results obtained in this study are encouraging for the concept of area selective deposition works for future node fine pitch hybrid bonding.

REFERENCES

- [1] E. Beyne, S.-W. Kim, L. Peng, N. Heylen, J. De Messemaeker, O. O. Okudur, A. Phommahaxay, T.-G. Kim, M. Stucchi, D. Velenis, A. Miller, and G. Beyer, “Scalable, sub 2 μm pitch, Cu/SiCN to Cu/SiCN hybrid wafer-to-wafer bonding technology,” in *IEDM Tech. Dig.*, Dec. 2017, pp. 32.4.1–32.4.4, doi: [10.1109/IEDM.2017.8268486](https://doi.org/10.1109/IEDM.2017.8268486).
- [2] S.-W. Kim, F. Fodor, N. Heylen, S. Iacovo, J. De Vos, A. Miller, G. Beyer, and E. Beyne, “Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding,” in *Proc. IEEE 70th Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2020, pp. 216–222, doi: [10.1109/ECTC32862.2020.00046](https://doi.org/10.1109/ECTC32862.2020.00046).

- [3] Y. Kagawa, N. Fujii, K. Aoyagi, Y. Kobayashi, S. Nishi, N. Todaka, S. Takeshita, J. Taura, H. Takahashi, Y. Nishimura, K. Tatani, M. Kawamura, H. Nakayama, T. Nagano, K. Ohno, H. Iwamoto, S. Kadomura, and T. Hirayama, "Novel stacked CMOS image sensor with advanced Cu₂Cu hybrid bonding," in *IEDM Tech. Dig.*, Dec. 2016, pp. 8.4.1–8.4.4, doi: [10.1109/IEDM.2016.7838375](https://doi.org/10.1109/IEDM.2016.7838375).
- [4] M. Fujino, K. Takahashi, Y. Araga, and K. Kikuchi, "300 mm wafer-level hybrid bonding for Cu/interlayer dielectric bonding in vacuum," *Jpn. J. Appl. Phys.*, vol. 59, no. SB, Feb. 2020, Art. no. SBBA02, doi: [10.7567/1347-4065/ab4b2b](https://doi.org/10.7567/1347-4065/ab4b2b).
- [5] Y. Beilliard, R. Estevez, G. Parry, P. McGarry, L. Di Cioccio, and P. Coudrain, "Thermomechanical finite element modeling of Cu–SiO₂ direct hybrid bonding with a dishing effect on Cu surfaces," *Int. J. Solids Struct.*, vol. 117, pp. 208–220, Jun. 2017, doi: [10.1016/j.ijsolstr.2016.02.041](https://doi.org/10.1016/j.ijsolstr.2016.02.041).
- [6] H. Ren, Y.-T. Yang, G. Ouyang, and S. S. Iyer, "Mechanism and process window study for die-to-wafer (D2W) hybrid bonding," *ECS J. Solid State Sci. Technol.*, vol. 10, no. 6, Jun. 2021, Art. no. 064008, doi: [10.1149/2162-8777/ac0a52](https://doi.org/10.1149/2162-8777/ac0a52).
- [7] L. Di Cioccio, P. Gueguen, R. Taibi, D. Landru, G. Gaudin, C. Chappaz, F. Rieutord, F. de Crecy, I. Radu, L. L. Chapelon, and L. Clavelier, "An overview of patterned metal/dielectric surface bonding: Mechanism, alignment and characterization," *J. Electrochem. Soc.*, vol. 158, no. 6, pp. P81–P86, 2011, doi: [10.1149/1.3577596](https://doi.org/10.1149/1.3577596).
- [8] Z.-J. Hu, X.-P. Qu, H. Lin, R.-D. Huang, X.-C. Ge, M. Li, S.-M. Chen, and Y.-H. Zhao, "Cu CMP process development and characterization of Cu dishing with 1.8 μm Cu pad and 3.6 μm pitch in Cu/SiO₂ hybrid bonding," *Jpn. J. Appl. Phys.*, vol. 58, no. SH, Jul. 2019, Art. no. SHHC01, doi: [10.7567/1347-4065/ab17c4](https://doi.org/10.7567/1347-4065/ab17c4).
- [9] Y. Shacham-Diamand, T. Osaka, Y. Okinaka, A. Sugiyama, and V. Dubin, "30 years of electroless plating for semiconductor and polymer micro-systems," *Microelectron. Eng.*, vol. 132, pp. 35–45, Jan. 2015, doi: [10.1016/j.mee.2014.09.003](https://doi.org/10.1016/j.mee.2014.09.003).
- [10] I. Zyulkov, S. Armini, K. Opsomer, C. Detavernier, and S. De Gendt, "Selective electroless deposition of cobalt using amino-terminated SAMs," *J. Mater. Chem. C*, vol. 7, no. 15, pp. 4392–4402, Apr. 2019, doi: [10.1039/C9TC00145J](https://doi.org/10.1039/C9TC00145J).
- [11] F. Inoue, H. Philipsen, A. Radisic, S. Armini, Y. Civale, P. Leunissen, M. Kondo, E. Webb, and S. Shingubara, "Electroless Cu deposition on atomic layer deposited Ru as novel seed formation process in through-Si vias," *Electrochimica Acta*, vol. 100, pp. 203–211, Jun. 2013, doi: [10.1016/j.electacta.2013.03.106](https://doi.org/10.1016/j.electacta.2013.03.106).
- [12] F. Inoue, T. Shimizu, T. Yokoyama, H. Miyake, K. Kondo, T. Saito, T. Hayashi, S. Tanaka, T. Terui, and S. Shingubara, "Formation of electroless barrier and seed layers in a high aspect ratio through-Si vias using Au nanoparticle catalyst for all-wet Cu filling technology," *Electrochimica Acta*, vol. 56, no. 17, pp. 6245–6250, Jul. 2011, doi: [10.1016/j.electacta.2011.02.078](https://doi.org/10.1016/j.electacta.2011.02.078).
- [13] A. Vaškėlis, I. Stankevičienė, A. Jagminiene, L. T. Tamašiūnaite, and E. Norkus, "The autocatalytic reduction of copper(II) by cobalt(II) in aqueous diethylenetriamine solutions studied by EQCM," *J. Electroanal. Chem.*, vol. 622, no. 2, pp. 136–144, Oct. 2008, doi: [10.1016/j.jelechem.2008.05.012](https://doi.org/10.1016/j.jelechem.2008.05.012).
- [14] A. Vaškėlis, E. Norkus, and J. Jačiaskiene, "Kinetics of electroless copper deposition using cobalt (II)-ethylenediamine complex compounds as reducing agents," *J. Appl. Electrochem.* vol. 32, pp. 297–303, Mar. 2002, doi: [10.1023/A:1015599527638](https://doi.org/10.1023/A:1015599527638).
- [15] A. Kohn, M. Eizenberg, Y. Shacham-Diamand, and Y. Sverdlov, "Characterization of electroless deposited Co (W, P) thin films for encapsulation of copper metallization," *Mater. Sci. Eng., A*, vol. 302, no. 1, pp. 18–25, 2001, doi: [10.1016/S0921-5093\(00\)01348-4](https://doi.org/10.1016/S0921-5093(00)01348-4).
- [16] F. Inoue, L. Peng, S. Iacovo, A. Phommahaxay, P. Verdonck, F. Meererschaut, P. Dara, E. Slecckx, A. Miller, G. Beyer, and E. Beyne, "Influence of composition of SiCN as interfacial layer on plasma activated direct bonding," *ECS J. Solid State Sci. Technol.*, vol. 8, no. 6, pp. 346–350, 2019, doi: [10.1149/2.0241906jss](https://doi.org/10.1149/2.0241906jss).
- [17] F. Nagano, S. Iacovo, A. Phommahaxay, F. Inoue, E. Slecckx, G. Beyer, E. Beyne, and S. De Gendt, "Film characterization of low-temperature silicon carbon nitride for direct bonding applications," *ECS J. Solid State Sci. Technol.*, vol. 9, no. 12, Dec. 2020, Art. no. 123011, doi: [10.1149/2162-8777/abd260](https://doi.org/10.1149/2162-8777/abd260).
- [18] S. Iacovo, L. Peng, F. Nagano, T. Uhrmann, J. Burggraf, A. Fehkuhrer, T. Conard, F. Inoue, S.-W. Kim, J. De Vos, A. Phommahaxay, and E. Beyne, "Characterization of bonding activation sequences to enable ultra-low Cu/SiCN wafer level hybrid bonding," in *Proc. IEEE 71st Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2021, pp. 2097–2104, doi: [10.1109/ECTC32696.2021.00330](https://doi.org/10.1109/ECTC32696.2021.00330).
- [19] F. Inoue, A. Jourdain, L. Peng, A. Phommahaxay, J. De Vos, K. J. Rebibis, A. Miller, E. Slecckx, E. Beyne, and A. Uedono, "Influence of Si wafer thinning processes on (sub) surface defects," *Appl. Surface Sci.*, vol. 404, pp. 82–87, May 2017, doi: [10.1016/j.apsusc.2017.01.259](https://doi.org/10.1016/j.apsusc.2017.01.259).
- [20] E. Beyne, "The 3-D interconnect technology landscape," *IEEE Design Test*, vol. 33, no. 3, pp. 8–20, Mar. 2016, doi: [10.1109/MDAT.2016.2544837](https://doi.org/10.1109/MDAT.2016.2544837).
- [21] H. Lee, S. S. Wong, and S. D. Lopatin, "Correlation of stress and texture evolution during self- and thermal annealing of electroplated Cu films," *J. Appl. Phys.*, vol. 93, no. 7, pp. 3796–3804, Apr. 2003, doi: [10.1063/1.1555274](https://doi.org/10.1063/1.1555274).
- [22] H. Han, C. Lee, Y. Kim, J. Lee, R. Kim, J. Kim, and B. Yoo, "Cu to Cu direct bonding at low temperature with high density defect in electrodeposited Cu," *Appl. Surf. Sci.*, vol. 550, Jun. 2021, Art. no. 149337, doi: [10.1016/j.apsusc.2021.149337](https://doi.org/10.1016/j.apsusc.2021.149337).
- [23] S.-C. Chang, J.-M. Shieh, B.-T. Dai, M.-S. Feng, and Y.-H. Li, "The effect of plating current densities on self-annealing behaviors of electroplated copper films," *J. Electrochem. Soc.*, vol. 149, no. 9, p. G535, 2002, doi: [10.1149/1.1500348](https://doi.org/10.1149/1.1500348).