

Stateful Logic Operations in One-Transistor-One-Resistor Resistive Random Access Memory Array

Wenshen[g](https://orcid.org/0000-0003-3280-0099) Shen, Pe[ng](https://orcid.org/0000-0002-0187-9243) Hua[n](https://orcid.org/0000-0002-7310-392X)g<s[u](https://orcid.org/0000-0001-8359-7997)p>i[o](https://orcid.org/0000-0002-6286-0423)</sup>, Mengqi Fan, Runze Han^o, Zheng Zhou^o, Bin Gao^o, Huaqiang Wu^o, He Qian, Lifeng Liu[®], Xiaoyan Liu, Xing Zhang, and Jinfeng Kang[®]

Abstract—Nonvolatile and cascadable stateful logic operations are experimentally demonstrated within a 1 k-bit one-transistor-one-resistor (1T1R) resistive random access memory (RRAM) array, where NAND gates serve as the building blocks. A robust dual-gate-voltage operation scheme is proposed. The effects of the transistor ON logic operation and the robustness to device parameter variations are discussed. The parallel 4-bit bitwise XOR operation is experimentally implemented in the 1T1R array by cascading NAND gates. This letter presents a feasible approach to in-memory computing for large-scale circuits.

Index Terms—Stateful logic, in-memory computing, resistive random access memory (RRAM), one-transistorone-resistor (1T1R) array.

I. INTRODUCTION

CONVENTIONAL von Neumann architecture with separated processing and memory unit is facing the bottleneck of computation speed and energy efficiency as applications become more data-centric [1]. In-memory Boolean computing is one of the most promising approaches that attempts to address this issue by performing Boolean computing within memory [2], [3]. Resistive random access memory (RRAM), featuring nonvolatile storage, fast switching speed, good endurance and compatibility to CMOS fabrication process, is expected to be a potential candidate for in-memory Boolean logic computing [4], [5].

Over the past 10 years, several RRAM-based Boolean logic operation schemes have been proposed, such as V-R logic, R-V logic, V-V logic and R-R logic, differing by the input and output [2]. The input of V-R logic [6]–[10] is the voltage applied

Manuscript received June 30, 2019; revised July 25, 2019; accepted July 26, 2019. Date of publication July 30, 2019; date of current version August 23, 2019. This work was supported in part by the National Natural Science Foundation of China Program under Grant 61604005 and Grant 61841404 and in part by the National Key Research and Development Program under Grant 2017YFB0405600 and Grant 2018YFA0701501. The review of this letter was arranged by Editor B. Govoreanu. (Corresponding authors: Peng Huang; Jinfeng Kang.)

W. Shen, P. Huang, M. Fan, R. Han, Z. Zhou, L. Liu, X. Liu, X. Zhang, and J. Kang are with the Institute of Microelectronics, Peking University, Beijing 100871, China (e-mail: phwang@pku.edu.cn; kangjf@pku.edu.cn).

B. Gao, H. Wu, and H. Qian are with the Institute of Microelectronics, Tsinghua University, Beijing 100084, China.

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2019.2931947

to the computation cell, while the output is the resistance state of computation cell. R-V logic [11], [12] is performed by reading the resistance of input cells and comparing it with a threshold to determine the output voltage. As for V–V logic [13], input and output are both described by digital voltages. In R-R logic [14]–[22], the input and output are both resistance of the non-volatile memory elements. Such R-R logic is a truly nonvolatile and cascadable in-memory Boolean operation, which is also referred to as stateful logic [2]. Stateful logic is preferable since it needs no conversion overhead in contrast to V-R and R-V logic, and it is nonvolatile compared with V-V logic. So far most of works regarding stateful logic focus on 1R-based cross-point arrays [14]–[20], which suffer from sneak-path issue that leads to read/write/logic operations errors or failures. One-transistor-one-resistor (1T1R) architecture has been widely adopted to address the sneak path problem of crossbar array [23], [24]. However, the hardware implementation of stateful logic in 1T1R array is rarely reported.

In this work, we experimentally demonstrate the stateful logic operation in a 1k-bit 1T1R RRAM array, where the NAND gates serve as the building blocks. A dual-gate-voltage operation scheme is proposed for stateful logic operations in 1T1R array. The effect of the transistor on logic operation and the robustness to set voltage variation and resistance variation are discussed. The parallel 4-bit bitwise XOR operation is experimentally demonstrated in the 1T1R array by cascading NAND gates. The method to construct a complex logic gate and the array-level operation scheme are given.

II. 1T1R RRAM ARRAY

Fig. 1(a) shows the structure of fabricated 1k-bit (32×32) 1T1R array for the logic operation. The 1T1R cell consists of a TiN/TaO_x/HfO₂/TiN RRAM [24] and a NMOS transistor fabricated in 130 nm CMOS process. The fabricated array is shown in Fig. $1(a)$. The microphotograph of fabricated 1k-bit 1T1R RRAM chip, the photograph of DUT (Device Under Test) board and packaged 1T1R RRAM chip are shown in Fig. 1(b). The WL driver was integrated inside the chip. The analog multiplexers and serial reference resistors for logic operation were integrated on the DUT board. The typical quasi-static DC current-voltage (I-V) curve of the fabricated RRAM array is shown in Fig. 1(c). By applying SET voltage on the BL or RESET voltage on the SL,

Fig. 1. (a) The structure of fabricated 1k-bit 1T1R array for the logic operation. (b) The microphotograph of fabricated 1T1R RRAM chip, the photograph of DUT board and packaged 1T1R RRAM chip.(c) Typical measured I-V curve of the 1T1R cell. (d) The box plot of resistance distribution of 10 typical devices measured over 100 consecutive SET/RESET pulse cycles.

the device can be switched between high resistance state (HRS) and low resistance state (LRS). Fig. 1(d) shows the resistance distribution of ten typical devices measured over 100 SET/RESET pulse cycles, exhibiting a resistance window larger than 30 even when cycle-to-cycle and deviceto-device variations are considered, which is desirable for stateful logic. Electrical measurements were carried out using STM32F103 Series MCUs, Agilent B1500A semiconductor parameter analyzer, Agilent 81160A pulse function generator, and Agilent Infiniium MSO9404A Series Oscilloscopes.

III. STATEFUL LOGIC OPERATIONS

NAND gate is a universal logic gate, since any binary logic function can be realized using a finite number of NAND gates. In this work, NAND gates are selected to serve as the building blocks for large-scale logic circuits. A novel dual-gate-voltage operation scheme for stateful logic operations in 1T1R array is proposed, as illustrated in Fig. 2. There are three 1T1R cells in the NAND gate: two input cells denoted as A and B and one output cell denoted as Y, as shown in Fig. 2(a). The state variables for logic operations are represented by device resistance, where LRS is defined as logical '0' and HRS is defined as logical '1'. A reference resistor R*S* is serially connected to the common source line (SL). In this work, the resistance window R_H/R_L is assumed to be sufficiently large and R_S is chosen as $1M\Omega$ to meet the requirement of $R_L \ll R_S \ll R_H$. Before logic operations, the output cell Y is initialized to HRS by RESET operation. A large voltage $V_{\varrho H}$ is applied to the gates of input cells A and B to guarantee that the corresponding transistors are turned "on" during the logic operation. The relatively small voltage V_{gL} is applied to the gate of output cell Y. The small reference voltage V*R* is applied to the BL of A and B, while the relatively large voltage V_{DD} is applied to the BL of Y.

The proposed dual-gate-voltage operation scheme is illustrated by Fig. $2(b)$. When inputs A and B are both in HRS (2HRS), the potential of the common node V*com* is nearly 0 and the transistor of Y is turned "on" (equivalent to a closed switch). Therefore, the voltage drop across RRAM Y (V*Y*)

Fig. 2. Proposed operation method of NAND logic. (a) Basic circuit. (b) The principle of the logic operation. LRS is defined as logical '0' and HRS is defined as logical '1'. The large voltage VgH is applied to the gates of input cells A and B, while the relatively small voltage VgL is applied to the gate of output cell Y.

Fig. 3. Experimental results of NAND logic operation. (a) The applied voltage waveform and measured electrical potential on the common SL with different input combinations. (b) Measured truth table. The states of the input device (output device) before (after) logic operation are read out as resistance shown by grayscale maps.

approximates to V_{DD} , which is large enough to switch Y to LRS. If any input device is in LRS (2LRS or 1L1H), V*com* will be charged to a high voltage close to V_R and the transistor of Y is "off" (equivalent to an open switch) since V_{GS} = $V_{gL} - V_R < V_{th}$. As a result, V_Y approximates to 0 and Y stays at HRS.

The proposed dual-gate-voltage operation scheme is experimentally demonstrated, as shown in Fig. 3. The applied voltage of V_R , V_{DD} , V_{gH} , and V_{gL} is shown in Fig. 3(a). To verify the process of logic operation, V*com* is monitored by oscilloscope as shown in Fig. 3(a). When the inputs are 2HRS, V*com*is close to 0. When inputs are 2LRS or 1L1H, V*com*is charged to a relatively high level above 0.8V. Note that the threshold voltage of NMOS in this work is around 0.78V, implying that the transistor of Y works in cut-off mode, since V_{GS} = $V_{gL} - V_{com} \approx 1.5V - 0.8V < 0.78V$. Therefore, the principle of the proposed dual-gate-voltage scheme is verified by the experiment. The resistance of the input device (output device) before (after) logic operation is read out, as shown in Fig. 3b, which directly verifies the correct result of NAND operation.

Note that the voltage pulses of V_R and V_{DD} are not assigned at the same time in the experiment, considering the large parasitic capacitance in the peripheral PCB circuits, which results in such a large RC delay that the rise time of V*com* is larger than the duration of SET process in the experiment. If V_R and V_{DD} are assigned simultaneously, the output RRAM will be set immediately, well before V*com* is charged. Therefore, V_R should be applied in advance to charge the common SL. In this system, the speed of logic operation is chiefly limited by the rise time of V*com*. The parasitic capacitance will be dramatically reduced [14] in

Fig. 4. Demonstration of 4-bit bitwise XOR. (a) Array configuration of XOR circuit, every single SL represents an independent 1-bit XOR. (b) Computation procedure of XOR. (c) The timing diagram of XOR, the red lines represent the signals applied to WL. (d) Experimental results of the 4-bit bitwise XOR with input $A[3:0] = 0.011$ and input $B[3:0] = 0 1 0 1$. The states of the output devices Y' and AS' after logic operation are read out and shown by grayscale maps.

a hybrid integrated circuit of 1T1R arrays and peripheral circuits. Therefore, the speed of the logic operation can be greatly improved.

Other arbitrary logic can be constructed by assembling NAND gates. XOR is a typical logic operation widely used in full adders. In order to show how to perform the logic operation at array-level, the parallel 4-bit bitwise XOR operation is experimentally implemented in the fabricated 1T1R array, as shown in Fig. 4. The array configuration of XOR is shown in Fig. $4(a)$ and every single SL represents an independent 1-bit XOR. Compared with NAND logic, an additional assistant cell AS is required. The XOR logic operation can be implemented in four steps as shown in Fig. 4(b). Here, open circuit is used as input logical '1' to execute $Y = NAND(A, 1)$ ' operation. In other words, $Y = NAND$ $(A, 1)$ ' can be regarded as the INV logic 'Y = A', while $Y = AND(A, 1)$ ' can be regarded as the TRANSFER logic $Y = A'$. More details about the assembling method to construct XOR logic can be found in [15]. Fig. 4(c) shows the timing diagram of trigger signals applied to the array with the red lines representing the signals applied to WL. The unselected WLs and BLs are connected to ground, while the unselected SLs are directly connected to V_R to avoid disturbs to the unselected cells. Experimental result of the 4-bit bitwise XOR with input $A[3:0] = \{0 \ 0 \ 1 \ 1\}$ and input $B[3:0] =$ ${0 1 0 1}$ is shown in Fig. 4(d). The experimental demonstration of the 4-bit bitwise XOR means that the parallel stateful logic operations can be implemented at array-level.

One significant challenge of RRAM technology is its device variations, including set voltage variation and resistance variation [25]. These variations may cause errors to the logic operation [21]. Therefore, the logic operation should be robust to the device variations. In order to quantitatively describe the robustness of the logic operation, the relationship between the

Fig. 5. (a) The relationship between the resistance window (RH/RL) and maximum tolerance to set voltage variation. The proposed dualgate-voltage scheme is compared with the conventional operation scheme [15]. (b) The case of $R_H/R_L = 50$.

resistance window (R_H/R_L) and maximum tolerance to set voltage variation is investigated using HSPICE simulation. For each given resistance window, there is a limit to set voltage variation to ensure successful logic operation. The set voltage variation is defined as

Variation of
$$
V_{SET} = \frac{(V_{SET})_{max} - (V_{SET})_{min}}{(V_{SET})_{mean}} \times 100\%
$$

In the simulation, we assume a symmetrical distribution of V_{SET} and $(V_{SET})_{mean} = 2V$. The resistance is assumed to vary around the geometric mean. $R_M = (R_H R_L)^{1/2} = 1 M \Omega$. The NMOS model from HHGrace 130nm PDK is used. The simulation result is shown in Fig. 5. Compared with the conventional scheme [15] based on 1R cells, the dual-gate-voltage scheme shows higher robustness to set voltage variation as R*H* /R*L* varies from 25 to 10000. For example, in the case of $R_H/R_L = 50$, the tolerance to V_{SET} variation reaches 100% for the dual-gate-voltage, which means the NAND logic can be executed correctly when set voltage varies from $(2 - 1)$ V to $(2+1)$ V. The tolerance to set voltage variation is improved by 2.6 times compared with conventional method.

The variation exists in the low resistance and high resistance of the RRAM will reduce the effective resistance window. For each given set voltage variation, there is a lowest limit to resistance window to ensure successful logic operation. As shown in the Fig. $5(a)$, if V_{SET} variation is 50%, the dualgate-voltage scheme can tolerate a smaller resistance window than conventional scheme, which means that the dual-gatevoltage scheme can tolerate larger resistance variation than conventional scheme.

IV. CONCLUSION

Stateful logic operations are successfully demonstrated in the fabricated 1k-bit 1T1R RRAM array. A dual-gate-voltage operation scheme is proposed for the stateful logic operation in 1T1R array. With the help of the transistor, the dual-gatevoltage operation scheme shows enhanced robustness compared with the conventional scheme in 1R array. The parallel 4-bit bitwise XOR operation is experimentally demonstrated in the 1T1R RRAM array by cascading NAND gates. This work provides a guideline for stateful logic operations in 1T1R array and paves the way for highly efficient in-memory computing for large-scale circuits.

REFERENCES

- [1] S. Borkar and A. A. Chien, "The future of microprocessors," *Commun. ACM*, vol. 54, no. 5, pp. 67–77, May 2011. doi: [10.1145/1941487.1941507.](http://dx.doi.org/10.1145/1941487.1941507)
- [2] D. Ielmini and H. S. P. Wong, "In-memory computing with resistive switching devices," *Nature Electron.*, vol. 1, no. 6, pp. 333–343, Jun. 2018. doi: [10.1038/s41928-018-0092-2.](http://dx.doi.org/10.1038/s41928-018-0092-2)
- [3] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnol.*, vol. 8, pp. 13–24, Dec. 2012. doi: [10.1038/nnano.2012.240.](http://dx.doi.org/10.1038/nnano.2012.240)
- [4] H.-S. P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 191–194, Mar. 2015. doi: [10.1038/nnano.2015.29.](http://dx.doi.org/10.1038/nnano.2015.29)
- [5] E. J. Merced-Grafals, N. Dávila, N. Ge, R. S. Williams, and J. P. Strachan, "Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications," *Nanotechnology*, vol. 27, no. 36, Aug. 2016, Art. no. 365202. doi: [10.1088/0957-4484/27/36/365202.](http://dx.doi.org/10.1088/0957-4484/27/36/365202)
- [6] E. Linn, R. Rosezin, S. Tappertzhofen, U. Böttger, and R. Waser, "Beyond von Neumann—Logic operations in passive crossbar arrays alongside memory operations," *Nanotechnology*, vol. 23, no. 30, Aug. 2012, Art. no. 305205. doi: [10.1088/0957-4484/23/30/305205.](http://dx.doi.org/10.1088/0957-4484/23/30/305205)
- [7] Z.-R. Wang, Y.-T. Su, Y. Li, Y.-X. Zhou, T.-J. Chu, K.-C. Chang, T.-C. Chang, T.-M. Tsai, S. M. Sze, and X.-S. Miao, "Functionally complete Boolean logic in 1T1R resistive random access memory, *IEEE Electron Device Lett.*, vol. 38, no. 2, pp. 179–182, Feb. 2017. doi: [10.1109/LED.2016.2645946.](http://dx.doi.org/10.1109/LED.2016.2645946)
- [8] S.-Y. Hu, Y. Li, L. Cheng, Z.-R. Wang, T.-C. Chang, S. M. Sze, and X.-S. Miao, "Reconfigurable Boolean logic in memristive crossbar: The principle and implementation," *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 200–203, Feb. 2019. doi: [10.1109/LED.2018.2886364.](http://dx.doi.org/10.1109/LED.2018.2886364)
- [9] Y. Zhou, Y. Li, L. Xu, S. Zhong, H. Sun, and X. Miao, "16 Boolean logics in three steps with two anti-serially connected memristors," *Appl. Phys. Lett.*, vol. 106, no. 23, Jun. 2015, Art. no. 233502. doi: [10.1063/1.4922344](http://dx.doi.org/10.1063/1.4922344).
- [10] Z. R. Wang, Y. Li, Y. T. Su, Y. X. Zhou, L. Cheng, T. C. Chang, K. H. Xue, S. M. Sze, and X. S. Miao, "Efficient implementation of Boolean and full-adder functions with 1T1R RRAMs for beyond von Neumann in-memory computing," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4659–4666, Oct. 2018. doi: [10.1109/TED.2018.](http://dx.doi.org/10.1109/TED.2018.2866048) [2866048.](http://dx.doi.org/10.1109/TED.2018.2866048)
- [11] W.-H. Chen, W.-J. Lin, L.-Y. Lai, S. Li, C.-H. Hsu, H.-T. Lin, H.-Y. Lee, J.-W. Su, Y. Xie, S.-S. Sheu, and M.-F. Chang, "A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme," in *IEDM Tech. Dig.*, Dec. 2017, pp. 28.2.1–28.2.4.
- [12] L. Xie, H. A. D. Nguyen, J. Yu, A. Kaichouhi, M. Taouil, M. AlFailakawi, and S. Hamdioui, "Scouting logic: A novel memristorbased logic design for resistive computing," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, Jul. 2017, pp. 176–181. doi: [10.1109/ISVLSI.](http://dx.doi.org/10.1109/ISVLSI.2017.39) [2017.39](http://dx.doi.org/10.1109/ISVLSI.2017.39).
- [13] G. Ligang, F. Alibart, and D. B. Strukov, "Programmable CMOS/memristor threshold logic," *IEEE Trans. Nanotechnol.*, vol. 12, no. 2, pp. 115–119, Mar. 2013. doi: [10.1109/TNANO.2013.](http://dx.doi.org/10.1109/TNANO.2013.2241075) [2241075.](http://dx.doi.org/10.1109/TNANO.2013.2241075)
- [14] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," *Nature*, vol. 464, pp. 873–876, Apr. 2010. doi: [10.1038/nature08940.](http://dx.doi.org/10.1038/nature08940)
- [15] P. Huang, J. Kang, Y. Zhao, S. Chen, R. Han, Z. Zhou, Z. Chen, W. Ma, M. Li, L. Liu, and X. Liu, "Reconfigurable nonvolatile logic operations in resistance switching crossbar array for large-scale circuits," *Adv. Mater.*, vol. 28, no. 44, pp. 9758–9764, Nov. 2016. doi: [10.1002/adma.201602418](http://dx.doi.org/10.1002/adma.201602418).
- [16] S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "MAGIC—Memristor-aided logic," *IEEE Trans. Circuits Syst., II, Exp. Briefs*, vol. 61, no. 11, pp. 895–899, Nov. 2014. doi: [10.1109/TCSII.2014.2357292.](http://dx.doi.org/10.1109/TCSII.2014.2357292)
- [17] H. Li, Z. Chen, W. Ma, B. Gao, P. Huang, L. Liu, X. Liu, and J. Kang, "Nonvolatile logic and *in situ* data transfer demonstrated in crossbar resistive RAM array," *IEEE Electron Device Lett.*, vol. 36, no. 11, pp. 1142–1145, Nov. 2015. doi: [10.1109/LED.2015.2481439.](http://dx.doi.org/10.1109/LED.2015.2481439)
- [18] X. Zhu, X. Yang, C. Wu, N. Xiao, and X. Yi, "Performing stateful logic on memristor memory," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 10, pp. 682–686, Oct. 2013. doi: [10.1109/](http://dx.doi.org/10.1109/TCSII.2013.2273837) [TCSII.2013.2273837.](http://dx.doi.org/10.1109/TCSII.2013.2273837)
- [19] Y. Zhang, Y. Shen, X. Wang, and Y. Guo, "A novel design for a memristor-based or gate," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 8, pp. 781–785, Aug. 2015. doi: [10.1109/TCSII.2015.](http://dx.doi.org/10.1109/TCSII.2015.2435354) [2435354.](http://dx.doi.org/10.1109/TCSII.2015.2435354)
- [20] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based material implication (IMPLY) logic: Design principles and methodologies," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 10, pp. 2054–2066, Oct. 2014.
- [21] Z. Sun, E. Ambrosi, A. Bricalli, and D. Ielmini, "Logic computing with stateful neural networks of resistive switches," *Adv. Mater.*, vol. 30, no. 38, Sep. 2018, Art. no. 1802554. doi: [10.1002/adma.](http://dx.doi.org/10.1002/adma.201802554) [201802554.](http://dx.doi.org/10.1002/adma.201802554)
- [22] S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, and Y. Xie, "Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories," in *Proc. DAC*, Jun. 2016, Art. no. 173. doi: [10.1145/2897937.2898064.](http://dx.doi.org/10.1145/2897937.2898064)
- [23] S. Wang, X. Li, H. Wu, B. Gao, N. Deng, D. Wu, and H. Qian, "Uniformity improvements of low current 1T1R RRAM arrays through optimized verification strategy," in *Proc. EDTM*, Mar. 2017, pp. 184–186.
- [24] X. Huang, H. Wu, D. C. Sekar, S. N. Nguyen, K. Wang, and H. Qian, "Optimization of TiN/TaO_x/HfO₂/TiN RRAM arrays for improved switching and data retention," in *Proc. IEEE 7th IMW*, May 2015, pp. 81–84.
- [25] S. Yu, X. Guan, and H.-S. P. Wong, "On the switching parameter variation of metal oxide RRAM—Part II: Model corroboration and device design strategy," *IEEE Trans. Electron Devices*, vol. 59, no. 4, pp. 1183–1188, Apr. 2012. doi: [10.1109/TED.2012.2184544.](http://dx.doi.org/10.1109/TED.2012.2184544)