# Low-Temperature, High-Performance InGaZnO Thin-Film Transistors Fabricated by Capacitive Coupled Plasma-Assistant Magnetron Sputtering

Chang Liu<sup>10</sup>, Ying Sun, Houyun Qin, Yiming Liu, Song Wei, and Yi Zhao

*Abstract*— This letter demonstrates a novel approach to fabricate the high-performance a-InGaZnO thin-film transistors via using the capacitive coupled plasma-assistant magnetron sputtering with low post annealing temperature (100 °C). The influence of radio frequency generated plasma power during the a-InGaZnO deposition has been intensively investigated. With the plasma-assistant magnetron sputtering at room temperature, the best thin-film transistor exhibits a high mobility of 26.03 cm<sup>2</sup>/Vs, a threshold voltage of 2 V, a subthreshold swing of 0.33 V/decade, and  $I_{ON}/I_{OFF}$  of more than 10<sup>7</sup>. The proposed capacitive coupled plasma-assistant magnetron sputtering fabrication process in this letter could be a potential approach to be applied for the flexible electronic devices.

*Index Terms*— Capacitive coupled plasma assistant magnetron sputtering, low temperature, high performance, a-IGZO, thin film transistors.

## I. INTRODUCTION

**T**N RECENT years, the amorphous oxide semiconductor thin film transistors (TFTs) based on indium-gallium-zincoxide (IGZO) have been regarded as the most promising candidates for active matrix organic light emitting display (AMOLED) pixel arrays [1] and large scale integrated circuit (LSI) [2] owing to their high performance, applicability to large-scaled substrate and compatibility with the conventional a-Si TFT. So far, magnetron sputtering is the standard technique to fabricate a-IGZO channel layer due to its advantage of low temperature process, and high quality of reproducibility. However, most of the high-performance a-IGZO TFTs deposited by magnetron sputtering require post annealing with temperature higher than 300 °C to reduce the defects formation in sputtering process [3]–[5]. A higher temperature annealing process helps to decrease the density of subgap states by reorganizing the metal oxide bonds in the semiconductor. Nevertheless, such temperature limits the

Manuscript received December 26, 2018; revised January 18, 2019, January 24, 2019 and January 25, 2019; accepted January 25, 2019. Date of publication February 14, 2019; date of current version March 6, 2019. This work was supported by the National Natural Science Foundation of China under Grant 61675089. The review of this letter was arranged by Editor S. Hall. (*Corresponding author: Yi Zhao.*)

The authors are with the State Key Laboratory of Integrated Optoelectronics, Jilin University, Changchun 130012, China (e-mail: yizhao@jlu.edu.cn).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2019.2896111



Fig. 1. (a) Schematic diagram of the a-IGZO TFT fabricated by CCP assistant magnetron sputtering. (b) Equipment diagram of CCP assistant magnetron sputtering system. (c) The principle of the RF-bias power generated bombardment.

application of a-IGZO for flexible electronic devices since most cost-effective flexible substrates (PET, PEN, PC, PS, PP) are deteriorated at this temperature. Therefore, it is still challenging to fabricate the a-IGZO TFT at low temperature with high performance for flexible electronic devices.

Capacitive coupled plasma (CCP) assistant technique has been developed to effectively reduce the deposit temperature and boost the thin film quality in chemical vapor deposition (CVD) [6]–[8] and pulsed laser deposition (PLD) [9]. Up to now, there is no report about utilization of capacitive coupled plasma assistant in magnetron sputtering process to fabricate the high-performance a-IGZO transistors at low temperature. In this work, we employ a radio frequency (13.56 MHz) power supply and match network to generate the plasma at the surface of the substrate during the a-IGZO channel layer sputtering process. After the a-IGZO TFT fabrication, we use only 100°C post annealing process to get a high field effect mobility ( $\mu_{\rm FE}$ ) of 26.03 cm<sup>2</sup>/Vs, threshold voltage (V<sub>th</sub>) of 2 V, subthreshold swing (SS) of 0.33 V/decade and I<sub>on/off</sub> larger than 10<sup>7</sup>.

#### **II. EXPERIMENTS**

The bottom-gate and top-contact structure a-IGZO TFTs are fabricated on the heavily doped silicon gate electrodes with 210-nm-thickness  $SiN_x$  gate insulators (low pressure chemical vapor deposited). The a-IGZO layers are carried out in the customized CCP assistant magnetron sputtering system (PVD Products Co. Ltd) which is schematically illustrated in Figure 1(b). The system is pumped to  $1 \times 10^{-7}$  Torr prior to introducing 7% O<sub>2</sub> mixed Ar gas at the chamber pressure of  $5 \times 10^{-3}$  Torr for sputtering a-IGZO layers. The 30 nm a-IGZO layers have been deposited by co-sputtering InGaZnO<sub>4</sub> and In<sub>2</sub>O<sub>3</sub> ceramic targets with power of 100 W and 70 W to obtain high performance In-rich IGZO TFTs [10].

0741-3106 © 2019 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 2.  $I_{ds}$ -V<sub>gs</sub> curves for a-IGZO TFTs with varies RF-bias power from 0 W to 60 W. Dashed line is the TFT with 40W RF-bias power and without post annealing. Inset is the microscopy image of the TFT.

The substrate radio frequency bias (RF-bias) power is varied from 0W to 60W during the a-IGZO layers deposition. The source and drain electrodes are thermal evaporate deposited 30-nm-thickness Al by the shadow mask process with the channel length (L) of 100  $\mu$ m and width (W) of 1000  $\mu$ m, respectively. The schematic diagram of a-IGZO TFT is shown in Figure 1(a). Finally, the a-IGZO TFTs are treated by contact-annealing at 100 °C in air atmosphere for 2 hours. Electrical characteristics are measured in the dark at room temperature via using Keithley 2636B Source Measure Unit. The structure and morphology are investigated by the X-ray diffraction (XRD, Rigaku TTR-III), atomic force microscope (AFM, Veeco Dimension icon), and scanning electron microscope (SEM, JEOL JSM7500F), respectively.

## **III. RESULTS AND DISCUSSIONS**

Figure 2 shows the source and drain current ( $I_{ds}$ ) as the function of gate voltage ( $V_{gs}$ ) of a-IGZO transistor at drain voltage of 10 V under different substrate RF-bias Power (from 0 W to 60 W). The field effect mobility ( $\mu_{FE}$ ) is calculated by the equation:

$$\mu_{\rm FE} = 2L/WC_{\rm ox} \left( \partial \sqrt{I_{\rm ds}} / \partial V_{\rm gs} \right)^2 \tag{1}$$

where  $C_{ox}$  is the gate capacitance per unit area. Subthreshold swing (SS) is extracted from the linear part of the log (I<sub>ds</sub>) vs. V<sub>gs</sub> curses via the following formula:

$$SS = \left(\frac{\partial V_{gs}}{\partial \log_{10}(I_{ds})}\right)_{min} \tag{2}$$

Basing on the calculated SS value, the density of the interface states (D<sub>it</sub>) of the a-IGZO could be calculated by using the equation [11]:

$$D_{it} = (C_{ox}/q) (SSlog(e)/(kT/q) - 1)$$
 (3)

where q, k, T is the elementary electron charge, Boltzmann constant and temperature. The threshold voltage (V<sub>th</sub>) is usually extracted from the linear extrapolation of the  $I_{ds}^{1/2}$  curve to the voltage axis. All the calculated parameters of the devices are listed in Table I and plotted in Figure 3(a). It is worthwhile to mention that if we further decrease the a-IGZO TFT post annealing temperature to room temperature (without post annealing, marked as 'wopa' device in Table I),



Fig. 3. (a) Mobility, threshold voltage and subthreshold swing of the TFTs as the functions of the RF-bias power. (b) The XRD pattern of IGZO thin films deposited under different RF-bias power.

 TABLE I

 ELECTRICAL CHARACTERISTICS OF A-IGZO TFTS DEPOSITED

 UNDER DIFFERENT RF-BIAS POWER

Power	Mobility	SS	$V_{\text{th}}$	$I_{on} / I_{off}$	D <sub>it</sub>
(W)	$(cm^2/Vs)$ (	(V/decade)	(V)		$(\mathrm{cm}^{-2}\mathrm{eV}^{-1})$
0	0.52	0.78	11.65		$2.17 \times 10^{12}$
20	20.99	0.40	8.94	$3.95 \times 10^{7}$	$1.02 \times 10^{12}$
30	23.95	0.34	5.74	$1.14 \times 10^{8}$	$8.42 \times 10^{11}$
40	26.03	0.33	2.00	$8.52 \times 10^{7}$	$8.12 \times 10^{11}$
50	30.74	0.37	-4.97	$1.78 \times 10^{7}$	9.33×10 <sup>11</sup>
60	41.01	0.36	-17.34	$1.31 \times 10^{6}$	$9.02 \times 10^{11}$
40(wopa)	20.52	0.52	5.04	$2.59 \times 10^{7}$	$1.38 \times 10^{12}$

the device performance is slightly inferior than the device with 100 °C post annealing (We use 40W RF-bias TFT as the reference device). Furthermore, during the sputtering process, the highest temperature detected by the thermocouple is lower than 65 °C (Under RF-bias power of 60 W for about 10 minutes). Actually, when TFTs are operated in the AMOLED or LSI, the working temperature could not be the room temperature due to the self-heating of the devices. Hence, to further reduce the post annealing temperature is of little significance for IGZO TFT in AMOLED or LSI application. So, we choose the 100°C as the post annealing temperature which can provide a better performance and be applicable to most of the plastic substrate.

Table I represents the electrical characteristics of a-IGZO TFTs deposited under different RF-bias power. It is obvious that the electrical characteristics of the a-IGZO TFTs are critical sensitive with the RF-bias Power. The mobility is dramatically boosted with RF-bias power from 0.52 cm<sup>2</sup>/Vs (without RF-bias) to 41.01 cm<sup>2</sup>/Vs (60 W RF-bias). Besides, as the RF-bias power increasing, the threshold voltages are negatively shifted from 11.65 V to -17.34 V. In order to investigate the origin of the performance promotion, we perform the XRD, SEM and AFM measurement. Figure 3(b) shows the XRD patterns of IGZO films on the quartz glass with respect to the increasing RF-bias power from 0 to 60 W. All the XRD patterns of deposited IGZO films only show the halos around  $2\theta \approx 21^{\circ}$  which indicate that the films are in amorphous phase [12]. Two-dimensional AFM topographies and SEM images of a-IGZO films on the Si/SiNx substrates are shown in Figure 4(a)-(1). The SEM image Figure 4(a) and AFM topography Figure 4(g) represent that the a-IGZO film without RF-bias has large amounts of protrusions with open voids, and the amounts of them are both reduced along with the RF-bias increasing. The roughness of the films is analyzed by NanoScope Analysis Software attached to the AFM instrument. The a-IGZO film without RF-bias shows a higher



Fig. 4. AFM topographies and SEM images of a-IGZO under different RF-bias power: (a), (g) Without RF-bias; (b), (h) 20W; (c), (i) 30W; (d), (j) 40W; (e), (k) 50W; (f), (l) 60W.

roughness value of  $R_{rms}{\sim}1.03\,$  nm. As RF-bias power increases from 20 W to 60 W, the  $R_{rms}$  decreases from 0.93 nm to 0.55 nm and slightly increases to 0.61nm. The reason why the a-IGZO films get the roughness improvement can be elaborated by the following explanation. While the alternative electric field is applied on the substrate through the RF-power supply and match network, a DC self-bias potential difference builds up at the surface of the substrate. This is mainly because that electrons accumulate on the deposited surface since the mass of an electron is much smaller than that of an ion. Hence, more electrons are attracted to the substrate than positive charged ions in the same period of time. The schematic diagram is shown in Figure 1(c). Such DC potential difference accelerates the positive charged ions to collide with the atoms which are sputtered from the targets and to transfer the essential energy for the structural modification of the sputtered particles. With the higher energy transferred by the RF-bias power, the smoother thin films are formed as a result of the atoms and ions migrating more and locating in stable positions. Hence, the IGZO films with higher RF-bias power exhibit smooth and featureless surfaces with less defects such as pinholes, cracks. Besides, the flat amorphous surface feature of a-IGZO channel laver probably causes smooth contacts between the IGZO channel layers and source/drain electrodes for obtaining a high Ion/Ioff larger than  $10^7$ . Furthermore, with the higher energy from the ion's bombardment, the bonding between the channel layer and insulation layer becomes more tightly which leads to a better channel-insulator interface. In addition, such ion's bombardment process can peel off the molecules with weak bonding, hence the bonding between the metal and oxygen atoms becomes stronger and the defects are less likely to be formed even with low temperature post annealing process. This deduction is also verified by the reduction of the SS and  $D_{it}$  from 2.17 × 10<sup>12</sup> cm<sup>-2</sup> eV<sup>-1</sup>, 0.78 V/decade (without

TABLE II THE PERFORMANCE COMPARISONS BETWEEN OUR WORK AND RELATED LOW TEMPERATURE PROCESSED IGZO TFTS

References	Temperature	Mobility	$V_{th}$	SS	$I_{on} / I_{off}$
	(°C)	$(cm/Vs^2)$	(V)	(V/decade)	
This work	100	26.03	2.00	0.33	$\sim 10^{7}$
[13]	RT	15.30	2.80	0.28	$\sim \! 10^{7}$
[14]	RT	12.00	1.40	0.20	$\sim 10^{8}$
[15]	150	13.40	-1.50	0.13	$\sim \! 10^{6}$
[16]	RT	61.50	0.25	0.61	$\sim \! 10^{5}$

RF-bias power) to  $9.02 \times 10^{11} \text{cm}^{-2} \text{eV}^{-1}$ , 0.36 V/decade (60 W RF-bias power), respectively. Owing to the less defect formation and better channel-insulator interface, the mobility is boosted from 0.52 cm<sup>2</sup>/Vs to 41.01 cm<sup>2</sup>/Vs with RF-bias power increasing. Although TFT with 60W RF-bias power can obtain a quite high mobility of 41.01 cm<sup>2</sup>/Vs, the threshold voltage is negatively shifted to -17.34 V which indicates that the TFT almost loses its gate control ability and such TFT makes no sense for electronic device. Therefore, we have not further improved the RF-bias power. Moreover, the devices with appropriate RF-bias power show an Ion/Ioff larger than  $10^7$  indicating that the TFTs represent good characteristics as the backplanes of AMOLED which demand quite large Ion and small Ioff to obtain a fast response time and low energy consumption. A comparison between our CCP assistant a-IGZO best TFT (with 40W RF-bias power) and other low temperature process IGZO TFTs is listed in Table II which indicates that the a-IGZO TFT in our work have a high mobility, comparable SS, and large Ion/Ioff.

In summary, high-performance a-IGZO TFTs are successfully fabricated with CCP assistant magnetron sputtering with low-temperature post annealing process. The best TFT in this work exhibits a high mobility of 26.03 cm<sup>2</sup>/Vs, V<sub>th</sub> of 2 V and  $I_{on}/I_{off}$  of 10<sup>7</sup> demonstrating that the capacitive coupled plasma assistant magnetron sputtering fabrication process in this letter could be a potential candidate for fabricating high-performance flexible electronic devices.

### REFERENCES

- D. Kim, Y. Kim, S. Lee, M. S. Kang, D. H. Kim, and H. Lee, "High resolution a-IGZO TFT pixel circuit for compensating threshold voltage shifts and OLED degradations," *IEEE J. Electron Devices Soc.*, vol. 5, no. 5, pp. 372–377, Jun. 2017.
- [2] K. hatasako, T. Nitta, M. Hane, and S. Maegawa, "Past and future technology for mixed signal LSI," *IEICE Trans. Electron.*, vol. 97, no. 4, pp. 238–244, Apr. 2014. doi: 10.1587/transele.E97.C.238.
- [3] T. T. Trinh, V. D. Nguyen, K. Ryu, K. Jang, W. Lee, S. Baek, J. Raja, and J. Yi, "Semiconductor science and technology improvement in the performance of an InGaZnO thin-film transistor by controlling interface trap densities between the insulator and active layer," *Semicond. Sci. Technol.*, vol. 26, no. 8, pp. 085012–085019, May 2011. doi: 10.1088/0268-1242/26/8/085012.
- [4] J.-H. Jeon, T.-K. Gong, Y.-M. Kong, H. M. Lee, and D. Kim, "Effect of post-deposition annealing on the structural, optical and electrical properties of IGZO films," *Electron. Mater. Lett.*, vol. 11, no. 3, pp. 481–484, May 2015. doi: 10.1007/s13391-014-4410-1.
- [5] M. Kim, J. H. Jeong, H. J. Lee, T. K. Ahn, H. S. Shin, J.-S. Park, J. K. Jeong, Y.-G. Mo, and H. D. Kim, "High mobility bottom gate InGaZnO thin film transistors with SiO<sub>x</sub> etch stopper," *Appl. Phys. Lett.*, vol. 90, no. 21, May 2007, Art. no. 212114. doi: 10.1063/1.2742790.
- [6] H. Ahn, L. Alberts, J. Whöle, and K.-T. Rie, "Transparent BCN coatings by RF PACVD at low temperature using metallo-organic precursors," *Surf Coat. Technol.*, vols. 142–144, pp. 894–898, Jul. 2001. doi: 10.1016/S0257-8972(01)01103-3.

- [7] J. Wöhle, C. Pfohl, K.-T. Rie, A. Gebauer-Teichmann, and S. K. Kim, "Deposition of TiCN and ZrCN layers on light metals by PACVD method using radio frequency and pulsed-DC plasma," *Surf. Coat. Technol.*, vol. 131, pp. 127–130, Sep. 2000. doi: 10.1016/S0257-8972(00)00749-0.
- [8] W. Dai and M. W. Moon, "Carbon-encapsulated metal nanoparticles deposited by plasma enhanced magnetron sputtering," *Vacuum*, vol. 150, pp. 124–128, Apr. 2018. doi: 10.1016/j.vacuum.2018.01.037.
- [9] C.-M. Chou, C.-C. Lai, C.-W. Chang, K.-H. Wen, and V. K. S. Hsiao, "Radio-frequency oxygen-plasma-enhanced pulsed laser deposition of IGZO films," *AIP Adv.*, vol. 7, no. 7, pp. 1-075309–075309-8, Jul. 2017. doi: 10.1063/1.4994677.
- [10] J. K. Jeong, J. H. Jeong, H. W. Yang, J.-S. Park, Y.-G. Mo, and H. D. Kim, "High performance thin film transistors with cosputtered amorphous indium gallium zinc oxide channel," *Appl. Phys. Lett.*, vol. 91, no. 11, Sep. 2007, Art. no. 113505. doi: 10.1063/1.2783961.
- [11] A. Abliz, Q. Gao, D. Wan, X. Liu, L. Xu, C. Liu, C. Jiang, X. Li, H. Chen, T. Guo, J. Li, and L. Liao, "Effects of nitrogen and hydrogen codoping on the electrical performance and reliability of InGaZnO thin-film transistors," ACS Appl. Mater. Interfaces., vol 9, no. 12, pp. 10798–10804, Mar. 2017. doi: 10.1021/acsami.6b15275.

- [12] S. Yamazaki, J. Koyama, Y. Yamamoto, and K. Okamoto, "Research, development, and application of crystalline oxide semiconductor," in *SID Symp. Dig. Tech. Papers*, Jun. 2012, vol. 43. no. 1, pp. 183–186.
- [13] H.-Y. Lee, W.-Y. Ye, Y.-H. Lin, L.-R. Lou, and C.-T. Lee, "High performance bottom-gate-type amorphous InGaZnO flexible transparent thin-film transistors deposited on PET substrates at low temperature," *J. Electron. Mater.*, vol. 43, no. 3, pp. 780–785, Jul. 2013. doi: 10.1007/s11664-013-2957-5.
- [14] H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, "High-mobility thin-film transistor with amorphous InGaZnO<sub>4</sub> channel fabricated by room temperature RF-magnetron sputtering," *Appl. Phys. Lett.*, vol. 89, no. 11, Jul. 2006, Art. no. 112123. doi: 10.1063/1.2353811.
- [15] S. G. M. Aman, Y. Magari, K. Shimpo, Y. Hirota, H. Makino, D. Koretomo, and M. Furuta, "Low-temperature (150 ŰC) activation of Ar+O<sub>2</sub>+H<sub>2</sub>-sputtered In–Ga–Zn–O for thin-film transistors," *Appl. Phys. Express*, vol. 11, Jun. 2018, Art. no. 081101. doi: 10.7567/APEX.11.081101.
- [16] C. J. Chiu, S. P. Chang, and S. J. Chang, "High-performance a-IGZO thin-film transistor using Ta<sub>2</sub>O<sub>5</sub> gate dielectric," *IEEE Electron Device Lett.*, vol. 31, no. 11, pp. 1245–1247, Nov. 2010. doi: 10.1109/LED.2010.2066951.