

# Correspondence

---

## Correction to “Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches”

Xuanyao Fong *Student Member, IEEE*,  
and Kaushik Roy, *Fellow, IEEE*

There is a typographical error in the title of the above paper [1]. It should be

Complementary Polarizers STT-MRAM  
(CPSTT) for On-Chip Caches

The same error also appears in the abbreviated title on page 233 and in the last sentence of Section I. The sentence should be

We propose an STT-MRAM structure with complementary polarizers (CPSTT) that has symmetric write currents (to save write power) and self-referencing differential read (to reduce read access failures and read access delays).

## REFERENCES

- [1] X. Fong and K. Roy, “Complimentary polarizers STT-MRAM (CPSTT) for on-chip caches,” *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 232–234, Feb. 2013.

Manuscript received January 28, 2013. Date of publication March 13, 2013; date of current version March 20, 2013.

The authors are with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: xfong@ecn.purdue.edu).

Digital Object Identifier 10.1109/LED.2013.2249611