<span id="page-0-2"></span>

# Room-Temperature Direct Cu Semi-Additive Plating (SAP) Bonding for Chip-on-Wafer 3D Heterogenous Integration With  $\mu$ LED

Yuki Susumago<sup>o</sup>[,](https://orcid.org/0000-0001-6110-7862) Chang Li[u](https://orcid.org/0000-0002-8574-2681)<sup>o</sup>, Tadaaki Hoshi, Jiayi She[n](https://orcid.org/0000-0002-5849-2357)<sup>o</sup>, Atsushi Shinoda, Hisashi Kino<sup>®</sup>[,](https://orcid.org/0000-0001-9348-120X) *Member, IEEE*, [Te](https://orcid.org/0000-0003-2303-8178)tsu T[a](https://orcid.org/0000-0001-7414-315X)naka<sup>®</sup>, *Member, IEEE*, and Takafumi Fukushima<sup>®</sup>, Senior Member, IEEE

*Abstract***— This letter describes a direct Cu bonding technology to there-dimensionally integrate heterogeneous dielets based on a chip-on-wafer configuration. 100-**µ**mcubed blue** µ**LEDs temporarily adhered on a photosensitive resin are interconnected by semi-additive plating (SAP) without thermal compression bonding. By using SAP bonding, a lot of dielets can be stacked on thin 3D-IC chiplets. The following three key technologies are applied to solve the yield issues of SAP bonding. After pickand-place assembly, additional coplanarity enhancement eliminates Cu bridges grown to a small gap between the** µ**LEDs and photosensitive resin. The** µ**LEDs arrays with sidewalls insulated by room-temperature ozone-ethyleneradical (OER)-SiO2-CVD are successfully bonded on sapphire wafers and a thin 3D-IC with through-Si via (TSV). Further design optimization is required, but partial seed pre-etching works well to increase the yield. Fully integrated module implementation with the 3D-ICs will be the next stage, however, we discuss a superior prospect for yield enhancement toward nearly 100%.**

*Index Terms***— Heterogeneous integration, 3D-IC,** µ**LED, flexible hybrid electronics (FHE), direct bonding, chiplets.**

### <span id="page-0-0"></span>I. INTRODUCTION

**HETEROGENEOUS** integration studies have been started<br>by monolithic stacking of III-V device on Si or GaAs **TETEROGENEOUS** integration studies have been started wafers for optoelectronic applications [\[1\]. Un](#page-3-0)til the late 1990s, conventional heterogeneous integration had been limited to the fabrication of heterojunctions, e.g., GaAs/GaAlAs. Over

Manuscript received 30 December 2022; revised 11 January 2023; accepted 14 January 2023. Date of publication 19 January 2023; date of current version 24 February 2023. This work was supported in part by JSPS KAKENHI Grants-in-Aid for Scientific Research (A) under Grant JP21H04545; and in part by the Tateishi Science and Technology Foundation, Research Grant (C), under Grant 2217006. The review of this letter was arranged by Editor S. Yu. *(Corresponding author: Takafumi Fukushima.)*

Yuki Susumago, Chang Liu, Tadaaki Hoshi, and Jiayi Shen are with the Department of Mechanical Systems Engineering, Tohoku University, Sendai, Miyagi 980-8579, Japan.

Atsushi Shinoda is with the School of Mechanical Engineering, Tohoku University, Sendai 980-8579, Japan.

Hisashi Kino and Tetsu Tanaka are with the Department of Biomedical Engineering, Tohoku University, Sendai, Miyagi 980-8579, Japan.

Takafumi Fukushima is with the Department of Mechanical Systems Engineering and the Department of Biomedical Engineering, Tohoku University, Sendai, Miyagi 980-8579, Japan (e-mail: link@lbc. tohoku.mech.ac.jp).

Color versions of one or more figures in this letter are available at https://doi.org/10.1109/LED.2023.3237834.

Digital Object Identifier 10.1109/LED.2023.3237834

<span id="page-0-3"></span><span id="page-0-1"></span>the past two decades, flip-chip bonding technology with small chips has been widely used in industry, and heterogeneous integration research has been extended to other fields such as microelectromechanical systems (MEMS) [\[2\] and](#page-3-1) sensors [\[3\].](#page-3-2) Meanwhile, heterogeneous integration works have been moving beyond 2D structures to 3D [\[4\]. M](#page-3-3)ore recently, 3D-DRAM has been split into several high-bandwidth memory (HBM) and integrated with CPU. Such a heterogeneous integration architecture is increasingly used to three-dimensionally stack logic chips manufactured at different technology nodes [\[5\].](#page-3-4)

<span id="page-0-4"></span>Nowadays, these chips called chiplets are expected to be a promising driver to advance not only size scaling according to Moore's law but also performance scaling. Chiplets are Si intellectual property subsystems and do not simply indicate small chips divided from a large system on a chip. They are intended to be interconnected with advanced microelectronic packaging technologies such as redistributed layer (RDL), solder microbumps, and TSV to build complete functionality.

<span id="page-0-6"></span><span id="page-0-5"></span>Based on fan-out wafer-level packaging (FOWLP), we have proposed "Smart Skin Display" as a flexible  $\mu$  LED display with wearable vein viewers and sensors consisting of near-IR/red mini-LEDs and a 3D-IC chiplet array on which blue  $\mu$ LEDs are stacked and interconnected with TSV [\[6\]. W](#page-3-5)e call the heterogeneous chiplets "dielets" that involve tiny dies, including optics, MEMS, and passives in addition to standard chiplets [\[7\]. T](#page-3-6)his FHE embedding the heterogeneous dielets can monitor vascular information as a predictor of blood clots etc., from the light emitted by the mini-LEDs. The reflected light from hemoglobin is detected with photodiodes designed in the 3D-IC dielets that process and transfer the resulting signals to LED drivers in the 3D-IC to drive the stacked  $\mu$ LEDs.

<span id="page-0-10"></span><span id="page-0-9"></span><span id="page-0-8"></span><span id="page-0-7"></span> $\mu$  LED displays have a serious interconnect issue. Thermocompression bonding is typically employed with Sn-series solders at >250◦C. Low-temperature bonding technologies at  $>150^{\circ}$ C with low-melting-point solders [\[8\] an](#page-3-7)d anisotropic films/pastes (ACF/ACP) [\[9\], \[](#page-3-8)[10\] h](#page-3-9)ave been published. These elevated temperatures would cause significant residual stress and crucial alignment error. A fine-pitch room-temperature bonding has also been reported, but complicated chemical mechanical polishing is required [\[11\].](#page-3-10) In this letter, we demonstrate room-temperature  $\mu$ LED array stacking in a dielet-on-wafer/3D-IC configuration using SAP bonding. In addition, a yield enhancement strategy is dis-

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

<span id="page-1-0"></span>

Fig. 1. A process flow of micro-LED sidewall insulation in tape-level processing (a) and SAP bonding (b).

cussed for this FOWLP-based flexible and 3D heterogeneous integration.

## II. FABRICATION

Fig. [1](#page-1-0) shows the process flow of SAP bonding with incoming  $\mu$ LEDs. The 100- $\mu$ m-square  $\mu$ LEDs have a 6- $\mu$ m-thick active GaN layer and approximately  $100$ - $\mu$ m-thick sapphire substrate. The electrode size of the  $\mu$ LEDs is 25  $\times$  75  $\mu$ m<sup>2</sup> for both the anode and cathode, and the inter-electrode distance is 25  $\mu$ m.

<span id="page-1-2"></span>The  $\mu$ LEDs were attached to a dicing tape in a face-down fashion. First, the sidewalls of the  $\mu$ LEDs singulated by laser cutting were insulated with a 100-nm-thick  $SiO_2$  deposited by room-temperature OER-SiO<sub>2</sub>-CVD (Meiden Nanoprocess Innovation) [\[12\] w](#page-3-11)ith tetraethoxysilane at the dicing-tape level. Since such blue tapes were composed of a glue layer and base film, the GaN layer was partially covered with the glue with a thickness of 10  $\mu$ m. Before OER-SiO<sub>2</sub>-CVD, an ashing process was added to fully expose the GaN sidewall. The glue layer surrounding the  $\mu$ LEDs was removed by O<sub>2</sub> plasma (300 W/10 min).

On the other hand, Ti/Au (15/500 nm) wirings were formed on host sapphire wafers by sputtering and standard photolithography with wet etching. Ti/Cu (15 /200 nm) as a seed layer was subsequently deposited on the wirings, and then, the seed layer was partially removed in  $170-\mu m$ -long short lines to divide the p- and n-type Au electrodes of the  $\mu$ LEDs to be mounted. After that, a photosensitive resin was patterned on the seed layer to open the growth areas (each aperture area:  $67.5 \times 67.5 \ \mu \text{m}^2$ ) for the following Cu electroplating called semi-additive process to interconnect the  $\mu$ LEDs with the wafers. The photosensitive resin also acted as a temporary adhesive to secure the  $\mu$ LEDs during the plating step. The 6  $\times$  6 arrays of the  $\mu$ LEDs were arranged in a design with an inter-LED space of 200  $\mu$ m, and the  $\mu$ LED arrays were further arrayed in 5 x 5 3D-IC blocks (interblock space: 500  $\mu$ m). The  $\mu$ LEDs were temporarily fixed at room temperature with a high-speed pick-and-place tool with a tacking force of 10 N for each, and then, an additional compressive force of 10 N was correctively applied using a wafer bonder (EV520, EVG) under an atmospheric pressure to compensate the LED tilt. The thicknesses of the photosensitive resin were 7  $\mu$ m and 5 $\mu$ m before and after the compression processes. Cu pillars were grown by the electroplating process to give electrical connections with the corresponding Au electrodes on the  $\mu$ LEDs.

The electrical characteristics of the  $\mu$ LEDs were evaluated individually with a manual prober (Micro Support, Axis Pro APF) and semiconductor device parameter analyzer (Keysight, B1500). The assembly yield was given by observing the  $\mu$ LED

<span id="page-1-1"></span>

Fig. 2. SEM of a  $\mu$ LED array after SAP bonding (a), a magnified bonded  $\mu$ LED (b), and the cross-section of a  $\mu$ LED with sidewall insulation (c).

positions with a digital microscope on the manual prober, the interconnect yield was judged by visual light emission from the  $\mu$ LEDs, and the bonding yield was determined by the I-V behaviors of the  $\mu$ LEDs. No decrease in current was the criterion for good bonding yield. The applied voltage of 3 V was basically employed to drive the  $\mu$ LEDs to exhibit blue emission.

#### <span id="page-1-3"></span>III. RESULTS AND DISCUSSIONS

Fig. [2](#page-1-1) shows SEM images of a  $\mu$ LED array after SAP bonding. The  $\mu$ LEDs are interconnected to Ti/Au wirings through electroplated Cu pillars. The alignment accuracies in XY directions are found to be  $\pm 10 \mu$ m, and the maximum angular alignment error is 7◦ . The XY positional accuracies  $\pm 10$   $\mu$ m are acceptable even with the worst angular error, considering that, for example, highly reliable results have been obtained for fine-pitch microbump interconnections with an inter-bump space of 5  $\mu$ m [\[13\]. T](#page-3-12)he alignment errors would slightly increase DC resistance to drive the  $\mu$ LEDs through the Cu pillars. The increased DC resistance is added to onresistance, but there is no significant positive shift in threshold voltages  $(V_{TH})$ . This alignment errors seem not to be related to SAP bonding failures described below. Thus, the assembly (alignment) yield can be said to be 100%.

However, the yield of interconnection is 63% in the first bonding trial with a conventional process listed at the top of Fig. [3\(a\).](#page-2-0) Three blocks of each  $6 \times 6$  µLED array are extracted, and whether the  $\mu$ LEDs emit blue light is mapped. The bottom of Fig.  $3(a)$  shows the interconnect yield of the  $\mu$ LEDs bonded under current conditions used in this study where three key technologies, 1)  $\mu$ LED sidewall insulation, 2) additional tilt compensation, and 3) partial seed pre-etching, are used to enhance the yield. The interconnect yield eventually increases up to 92% with the new process.

The sidewall insulation of the  $\mu$ LEDs prevents the active GaN layer from electrical short with excess growth of electroplated Cu. When  $\mu$ LEDs without sidewall insulation are bonded, the electroplated Cu, once it reaches the Au electrodes of the  $\mu$ LEDs, is further grown from the GaN sidewall. However, low-temperature processes are required for sidewall protection after the singulation process. Typically, the glue layers of dicing tapes are not thermally stable. Therefore, room-temperature  $OER-SiO<sub>2</sub>-CVD$  is employed to enhance the interconnect yield with the good quality of  $SiO<sub>2</sub>$  [\[12\].](#page-3-11) Additional compressive force after chip placement eliminates a small gap between the photosensitive resin and tilted  $\mu$ LEDs, preventing the generation of Cu bridges connecting the p- and n-type Au electrodes. The coplanarity of the tilted  $\mu$ LEDs is also improved. Furthermore, it is difficult to promptly etch the seed layer at the hidden parts underneath the  $\mu$ LEDs. The partial pre-etching of the Cu seed before  $\mu$ LED placement reduces the defects derived from excess Cu pillar undercut/thinning in the seed removal step after SAP bonding.

<span id="page-2-0"></span>

Fig. 3. Yield comparison before/after process optimization (a), and the

<span id="page-2-1"></span>

Fig. 4. I-V characteristics of intense-emission (a), weaker-emission (b), and weakest-emission  $(c)$   $\mu$ LEDs before and after SAP bonding.

<span id="page-2-2"></span>

Fig. 5. Fluorescence microscope (a) and X-ray transmission (b) images of intense-emission (left) and weakest-emission (right)  $\mu$ LEDs.

Fig. [3\(b\)](#page-2-0) shows the optical microscope images of emitting blue light from the  $\mu$ LEDs taken during I-V measurement. The  $6 \times 6$  µLED array block is picked up from the bottom right in Fig.  $3(a)$ . All the  $\mu$ LEDs emit blue light, although there are variations in electroluminescence intensity.

The I-V characteristics of the  $\mu$ LEDs after SAP bonding are shown in Fig. [4,](#page-2-1) where the I-V behaviors are mainly classified into three categories. The representative I-V curves of the three  $\mu$ LEDs are exhibited with inset microscope images. Figs.  $4(a)$  and [\(b\)](#page-2-1) show the I-V characteristics of the  $1^{st}$  and  $2^{nd}$   $\mu$ LEDs with excellent and relatively lower electroluminescence intensity. The  $2^{nd}$   $\mu$ LED gives one orders of magnitude lower intensity than the  $1^{st}$   $\mu$ LED when the voltage is increased up to 3 V. However, they are at a similar level as the pristine  $\mu$ LED dies before SAP bonding. Therefore, the difference in the intensity of the  $\mu$ LEDs between Figs.  $4(a)$  and [\(b\)](#page-2-1) is due to initial characteristics variation resulting from LED wafer fabrication processes, not due to the impact of SAP bonding. Here, we skipped the wafer test step for known good die selection to make their luminescence intensity uniform. The current flowing to the negative voltage region is the same level as the  $1^{st}$   $\mu$ LED, which means there is no leakage. On the other hand, Fig. [4\(c\)](#page-2-1) shows the I-V curve of the  $3^{rd}$   $\mu$ LED having considerably low emission intensity. The current is not sufficiently running.

As seen in Fig.  $5(a)$ , the image taken by a fluorescence microscope exhibits dark emission from the  $3^{rd}$   $\mu$ LED. The emission intensity of the  $1^{st}$  and  $3^{rd}$   $\mu$ LEDs are compared using X-ray transmission images, as shown in Fig.  $5(b)$ . Small voids are observed in an intense-emission  $\mu$ LEDs, but there is no resistance increase to positively shift the  $V_{TH}$ . In contrast, no voids are observed when the weakest-emission  $\mu$ LEDs are taken. The reason why the emission of the  $3^{rd}$   $\mu$ LED is extremely low is thought to be small leakage at the pre-etch parts, as mentioned below.

<span id="page-2-3"></span>

Fig. 6. SEM image of an inter-pillar bridge formed at the interface be-tween the photosensitive resin and wafer, and current (left) and proposed (right) aperture/pre-etch seed designs.

<span id="page-2-4"></span>

Fig. 7. A photomicrograph of  $\mu$ LEDs stacked on a thin 3D-IC dielet after SAP bonding.

The main reason for the other non-emission  $\mu$ LEDs is discussed. As shown in Fig. [6,](#page-2-3) another Cu bridge extending over the sapphire wafer is observed at the failure  $\mu$ LED sidewall along partial seed pre-etching patterns. The emission failure is attributed to the adhesion between the photosensitive resin and the underneath sapphire wafers: these parts are exposed after partial seed pre-etching. This pre-etch pattern should be extended to several tens of micrometers in a longitudinal direction in the next optimized design for heterogeneous integration with 3D-ICs. In addition, the bridge and short problems would be solved by designing the inter-aperture spacing formed with the photosensitive resin. The average shear bonding strength of SAP bonding  $\mu$ LEDs was 4 MPa by a bond tester (DAGE 4000 Plus). Reducing the number of bond pads will lower the mechanical strength, but the bondability is expected to be further enhanced by underfilling. The reason why the 3<sup>rd</sup>  $\mu$ LED shows insufficient emission is also probably due to this structure likely to be bridged at the pre-etch parts. The SAP bonding yield, excluding the weak-emission  $\mu$ LEDs, is 75%.

The bonding yield still has issues, however, this low temperature dielet-on-wafer stacking approach is demonstrated with a 40- $\mu$ m-thick 3D-IC dielet fabricated using the die-level 3D integration methodology [\[14\] w](#page-3-13)ith 2.5-mm-square split dies produced by a 180-nm-node COMS technology in a TSMC shuttle service. The dies consist of photodiodes and LED drivers. As shown in Fig. [7,](#page-2-4) the  $6 \times 6$  µLED dielets are successfully assembled on the thin and brittle 3D-IC having TSV without mechanical damage such as microcracks.

# <span id="page-2-5"></span>IV. CONCLUSION

We developed a room-temperature direct Cu interconnect technology "SAP bonding" to heterogeneously integrate tiny dies with 3D-ICs.  $\mu$ LED arrays were emitted on sapphire wafers using a dielet-on-wafer 3D integration, and  $6 \times 6$  µLEDs were stacked on a thin 3D-IC without mechanical failure.  $OER-SiO<sub>2</sub>-CVD$  and partial seed preetching were very effective to increase the interconnect yield, but the design should be further optimized in the next 3D heterogeneous integration with thinned 3D-IC arrays with TSV.

#### **REFERENCES**

- <span id="page-3-0"></span>[\[1\]](#page-0-0) J. L. Filippozzi, F. Therez, D. Esteve, M. Fallahi, D. Kendil, M. Da Silva, M. Barbe, and G. Cohen-Solal, "Integration of a CdTe interdigitated photoconductor with AlGaAs field-effect transistor," *J. Crystal Growth*, vol. 101, nos. 1–4, pp. 1013–1017, 1990, doi: [10.1016/0022-0248\(90\)91124-9.](http://dx.doi.org/10.1016/0022-0248(90)91124-9)
- <span id="page-3-1"></span>[\[2\]](#page-0-1) T. Huang, E. Nilsen, M. Ellis, K. Kim, K. Tsui, D. George Skidmore, C. Goldsmith, A. Nallani, and J.-B. Lee, "3D self-aligned microassembled electrical interconnects for heterogeneous integration," in *Proc. SPIE*, vol. 4981, pp. 189–201, Jan. 2003, doi: [10.1117/12.476319.](http://dx.doi.org/10.1117/12.476319)
- <span id="page-3-2"></span>[\[3\]](#page-0-2) M. Esashi, "Wafer-level packaging, equipment made in house, and heterogeneous integration," *Sensors Mater.*, vol. 30, no. 4, pp. 683–691, 2018, doi: [10.18494/SAM.2018.1638.](http://dx.doi.org/10.18494/SAM.2018.1638)
- <span id="page-3-3"></span>[\[4\]](#page-0-3) K.-W. Lee, S. Kanno, Y. Ohara, K. Kiyoyama, J.-C. Bea, T. Fukushima, T. Tanaka, and M. Koyanagi, "Heterogeneous integration technology for MEMS-LSI multi-chip module," in *Proc. IEEE Int. Conf. 3D Syst. Integr.*, Sep. 2009, pp. 1–6, doi: [10.1109/3DIC.2009.5306599.](http://dx.doi.org/10.1109/3DIC.2009.5306599)
- <span id="page-3-4"></span>[\[5\]](#page-0-4) W. Gomes, S. Khushu, D. B. Ingerly, P. N. Stover, N. I. Chowdhury, F. O'Mahony, A. Balankutty, N. Dolev, M. G. Dixon, L. Jiang, S. Prekke, B. Patra, P. V. Rott, and R. Kumar, "8.1 Lakefield and mobility compute: A 3D stacked 10 nm and 22FFL hybrid processor system in 12×12 mm<sup>2</sup> , 1 mm package-on-package," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 144–146, doi: [10.1109/ISSCC19947.2020.9062957.](http://dx.doi.org/10.1109/ISSCC19947.2020.9062957)
- <span id="page-3-5"></span>[\[6\]](#page-0-5) Y. Susumago, T. Odashima, M. Ichikawa, H. Hanaoka, H. Kino, T. Tanaka, and T. Fukushima, "FOWLP-based flexible hybrid electronics with 3D-IC chiplets for smart skin display," in *Proc. IEEE 71st Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2021, pp. 34–39, doi: [10.1109/ECTC32696.2021.00017.](http://dx.doi.org/10.1109/ECTC32696.2021.00017)
- <span id="page-3-6"></span>[\[7\]](#page-0-6) T. Fukushima, A. Alam, A. Hanna, S. C. Jangam, A. A. Bajwa, and S. S. Iyer, "Flexible hybrid electronics technology using die-first FOWLP for high-performance and scalable heterogeneous system integration," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 8, no. 10, 2018, pp. 1738–1746, doi: [10.1109/TCPMT.2018.2871603.](http://dx.doi.org/10.1109/TCPMT.2018.2871603)
- <span id="page-3-7"></span>[\[8\]](#page-0-7) E. Hsiang, Z. Yang, Q. Yang, Y. Lan, and S. Wu, "Prospects and challenges of mini-LED, OLED, and micro-LED displays," *J. Soc. Inf. Display*, vol. 29, no. 6, pp. 446–465, Jun. 2021, doi: [10.1002/jsid.1058.](http://dx.doi.org/10.1002/jsid.1058)
- <span id="page-3-8"></span>[\[9\]](#page-0-8) S. H. Lee, J. Kim, J. H. Shin, H. E. Lee, I.-S. Kang, K. Gwak, D.-S. Kim, D. Kim, and K. J. Lee, "Optogenetic control of body movements via flexible vertical light-emitting diodes on brain surface," *Nano Energy*, vol. 44, 2018, pp. 447–455, doi: [10.1016/j.nanoen.2017.12.011.](http://dx.doi.org/10.1016/j.nanoen.2017.12.011)
- <span id="page-3-9"></span>[\[10\]](#page-0-9) K. Hiraki, "Wafer direct technology for mini LED flip attachment," *J. Phys., Conf.*, vol. 2065, Nov. 2021, Art. no. 012015, doi: [10.1088/1742-6596/2065/1/012015.](http://dx.doi.org/10.1088/1742-6596/2065/1/012015)
- <span id="page-3-10"></span>[\[11\]](#page-0-10) F. Marion, S. Bisotto, F. Berger, A. Gueugnot, L. Mathieu, D. Henry, F. Templier, and T. Catelain, "A room temperature flip-chip technology for high pixel count microdisplays and imaging arrays," in *Proc. IEEE 66th Electron. Compon. Technol. Conf. (ECTC)*, May 2016, pp. 929–935, doi: [10.1109/ECTC.2016.39.](http://dx.doi.org/10.1109/ECTC.2016.39)
- <span id="page-3-11"></span>[\[12\]](#page-1-2) K. Kumahara, R. Liang, S. Lee, Y. Miwa, M. Murugesan, H. Kino, T. Fukushima, and T. Tanaka, "Low-temperature multichip-to-wafer 3D integration based on via-last TSV with OER-TEOS-CVD and microbump bonding without solder extrusion," in *Proc. IEEE 70th Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2020, pp. 1199–1204, doi: [10.1109/ECTC32862.2020.00192.](http://dx.doi.org/10.1109/ECTC32862.2020.00192)
- <span id="page-3-12"></span>[\[13\]](#page-1-3) J. Derakhshandeh, E. Beyne, G. Beyer, G. Capuz, V. Cherman, I. De Preter, C. Gerets, E. Shafahian, K. Kennes, G. Jamieson, T. Cochet, T. Webers, B. Tobback, G. Van der Plas, D. C. La Tulipe, A. Phommahaxay, and A. Miller, "Low temperature backside Damascene processing on temporary carrier wafer targeting 7  $\mu$ m and 5  $\mu$ m pitch microbumps for n equal and greater than 2 die to wafer TCB stacking," in *Proc. IEEE 72nd Electron. Compon. Technol. Conf. (ECTC)*, May 2022, pp. 1108–1113, doi: [10.1109/ECTC51906.2022.00179.](http://dx.doi.org/10.1109/ECTC51906.2022.00179)
- <span id="page-3-13"></span>[\[14\]](#page-2-5) K.-W. Lee, Y. Ohara, K. Kiyoyama, J.-C. Bea, M. Murugesan, T. Fukushima, T. Tanaka, and M. Koyanagi, "Die-level 3-D integration technology for rapid prototyping of high-performance multifunctionality hetero-integrated systems," *IEEE Trans. Electron Devices*, vol. 60, no. 11, pp. 3842–3848, Sep. 2013, doi: [10.1109/](http://dx.doi.org/10.1109/TED.2013.2280273) [TED.2013.2280273.](http://dx.doi.org/10.1109/TED.2013.2280273)