# **E**

## A Self-Refresh Memory-in-Pixel for Low-Power Reflective Liquid Crystal Displays

Jae-Hee Jo<sup>®</sup>, Won-Been Jeong, Hoon-Ju Chung<sup>®</sup>, and Seung-Woo Lee<sup>®</sup>, *Senior Member, IEEE* 

Abstract—In this letter, we propose a self-refresh multilevel memory-in-pixel circuit for reflective low-power liquid crystal displays comprising oxide thin film transistors. In the absence of image update, dynamic power consumption can be minimized by integrating memory cell. The memory cell comprises only two transistors and one capacitor, which are suitable for high-resolution displays. Measurement results verify that the proposed circuit achieves 3-bit grayscale display operating at 1 Hz. Moreover, the proposed circuit consumes only 1.72 % of dynamic power compared to the conventional one. Thus, the proposed circuit is expected to simultaneously achieve high performance and low power consumption.

Index Terms— Low power display, memory-in-pixel (MIP), Oxide thin film transistor (TFT), self-refresh.

#### I. INTRODUCTION

**I** N RECENT years, there has been high demand for low-power displays. Memory-in-pixel (MIP) circuits have been studied for low-power reflective liquid-crystal displays (LCDs) [1], [2], [3], [4], [5], [6], [7], [8]. By integrating the memory into pixel circuits, the dynamic power dissipated for refreshing images can be minimized when there is no image update.

Two types of memory are used in MIP circuits: static and dynamic. Since static-type memory can maintain pixel voltage without refreshing, it has low power consumption [1], [2], [3]. However, it has a low aperture ratio owing to its complex structure and large area per unit of memory cell. Thus, static-type memory is not suitable for high-resolution displays. In contrast, dynamic-type memory has a simpler structure than static memory [4], [5], [6]. Therefore, it has the advantage of high-resolution displays compared with the static type.

Generally, the area-ratio variation method is adopted to increase color depth by configuring multiple memory cells in a pixel [7], [8]. However, the method reduces the aperture ratio because a single pixel requires multiple subpixels. Thus, there have also been attempts to achieve multiple levels in a unit memory cell [5], [6].

Manuscript received 16 November 2022; revised 23 November 2022 and 25 November 2022; accepted 28 November 2022. Date of publication 1 December 2022; date of current version 28 December 2022. This work was supported in part by the Basic Science Research Program through NRF under Grant NRF-2020R1I1A3A04037918, and in part by the Brain Korea 21 Four Program in 2022. The review of this letter was arranged by Editor S. Hall. (*Corresponding authors: Hoon-Ju Chung; Seung-Woo Lee.*)

Jae-Hee Jo, Won-Been Jeong, and Seung-Woo Lee are with the Department of Information Display, Kyung Hee University, Seoul 02447, South Korea (e-mail: hjchung@kumoh.ac.kr; seungwoolee@khu.ac.kr).

Hoon-Ju Chung is with the School of Electronic Engineering, Kumoh National Institute of Technology, Gumi 39177, South Korea.

Color versions of one or more figures in this letter are available at https://doi.org/10.1109/LED.2022.3225849.

Digital Object Identifier 10.1109/LED.2022.3225849

Recently, oxide thin-film transistors (TFTs) and lowtemperature polycrystalline silicon and oxide (LTPO) TFTs have been intensively studied [9], [10]. Several studies have used oxide or LTPO TFTs in MIP circuits [11], [12], [13], [14]. Owing to the ultralow leakage current characteristics of oxide TFTs, the refresh rate of the dynamic-type MIP was lowered. In a previous study, we proposed multi-level MIP circuits comprising LTPO TFTs [14]. However, the fabrication process of LTPO TFTs is complex and expensive, and has poor uniformity.

In this letter, we propose a new multi-level MIP circuit for low-power reflective LCDs comprising only oxide TFTs. The memory cell was simplified by half compared with the previous circuit while maintaining the same bit depth.

#### **II. PROPOSED CIRCUIT**

Fig. 1(a) shows the circuit diagram of the proposed MIP circuit. A unit pixel comprises two transistors and one capacitor. M1 represents a programming transistor used to program a data voltage to the gate node of driving transistor M2. A storage capacitor is connected to the gate node of M2. M2 can be indirectly controlled by a capacitor connected to its gate node. As illustrated in Fig. 1(a), we assumed the combination of a driving transistor and capacitor as a single transistor (T<sub>Memory</sub>). Subsequently, the threshold voltage (V<sub>TH</sub>) of T<sub>Memory</sub> can be modulated by the programmed data voltage because the programmed voltage affected the electric field applied to the gate node of M2. For instance, as depicted in Fig. 1(a), the larger the stored positive voltage, the lower the  $V_{TH}$  becomes. Fig. 1(b) illustrates a timing diagram of the proposed MIP circuit. The detailed operating principle is described as follows:

#### A. Programming Period

The data voltages are programmed in pixels during the programming period ( $T_{PRG}$ ).

#### B. Refresh Period

During the refresh period ( $T_{RF}$ ), all pixels are refreshed simultaneously according to the data voltage programmed in  $T_{PRG}$ . Fig. 2 illustrates an example of the refresh scheme of the proposed circuit. Different data voltages are stored in pixels [A] and [B]. As shown in Fig. 2, the threshold voltages of the two  $T_{Memory}$  were different.  $V_{RF}$  and  $V_{PXL}$  are global signal lines connected to the gate and source of  $T_{Memory}$ , respectively. They were simultaneously applied to all pixels in the stepped waveforms. The  $V_{GS}$  of  $T_{Memory}$  decreases step by step. During (T1), the  $V_{GS}$  of  $T_{Memory}$  is sufficiently high to turn on both driving transistors. Therefore, both pixels [A] and [B] follow  $V_{PXL}$  voltage. During (T2), only pixel [B]

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/



Fig. 1. (a) Circuit diagram and (b) timing diagram of the proposed multi-level MIP circuit.



Fig. 2. An example of the refresh scheme of the proposed MIP circuit.

is updated, and pixel [A] holds the voltage charged in the previous step. During (T3), both pixels [A] and [B] are not updated. Accordingly, depending on the programmed data voltage, all pixels can be simultaneously self-refreshed using the proposed refreshed scheme.

### C. Display Period

During the display period ( $T_{DISP}$ ), pixel voltages are retained. At the end of  $T_{DISP}$ , they are inverted to opposite polarities to prevent image-sticking [15], [16]. The proposed



Fig. 3. (a) Cross-section view of fabricated oxide TFT. (b) Micrograph of the fabricated circuit. (c) Transfer and output characteristics of the driving transistor M2 (W/L = 4  $\mu$ m / 6  $\mu$ m).



Fig. 4. Measurement results of eight gray levels, driving at (a) 10 Hz and (b) 1 Hz.

circuit repeats the self-refresh operation without additional programming until an image update is required. Both the scan driver and data driver can be idle because there is no need to program the data voltage. Instead, dynamic power is consumed in the global signal lines ( $V_{RF}$ ,  $V_{PXL}$ ) for self-refresh because all pixels are refreshed simultaneously, and not line-by-line. Consequently, the driving frequency is significantly lowered. Therefore, it consumes less dynamic power than conventional refresh methods [14].

#### III. RESULTS AND DISCUSSION

We fabricated the proposed circuit to verify its feasibility. Fig. 3(a) displays a cross-sectional view of the fabricated oxide TFT. A dual-gate structure was applied to TFTs to achieve high carrier mobility and low subthreshold swing [17]. Both gates are connected and driven together. Fig. 3(b) shows a micrograph of the fabricated circuit. The widths of M1 and M2 are both 4  $\mu$ m, and the lengths of M1 and M2 are 12  $\mu$ m and 6  $\mu$ m, respectively. C<sub>ST</sub> and C<sub>LC</sub> are 300 fF and 1 pF, respectively. Fig. 3(c) presents the transfer and output characteristics of the driving transistor M2 (W/L = 4  $\mu$ m/ 6  $\mu$ m).

Fig. 4 illustrates the measurement results of eight gray levels driving at 10 Hz and 1 Hz, respectively.  $V_{SH}$  and  $V_{SL}$ are +10 and -20 V, respectively. Analog voltages for eight gray levels,  $V_{G1}$ - $V_{G8}$ , are ±0.6 V, ±1.2 V, ±1.8 V, ±2.4 V, ±3.0 V, ±3.6 V, ±4.2 V, and ±4.8 V. As shown in Fig. 4(b), owing to the low leakage current of oxide TFTs, the pixel



Fig. 5. (a) VTH distribution over the fabricated 21 TFTs, (b) negative and positive bias stress test results of M2 (W/L = 4  $\mu$ m / 6  $\mu$ m) for 10,000 s, and (c) simulation results of pixel voltages with V<sub>TH</sub> variation of ±0.25 V.

refresh frequency could be reduced to 1 Hz, and self-refresh was repeated for 1 min without additional programming.

This novel driving scheme depends on the characteristics of the driving TFT (M2). Therefore, as shown in Fig. 5(a) and 5(b), we investigated possible  $V_{TH}$  variation. Fig. 5 (a) shows the  $V_{TH}$  distribution of the fabricated TFTs. The maximum difference of V<sub>TH</sub> among 21 TFTs were 0.36 V. Fig. 5(b) shows V<sub>TH</sub> shifts of M2 (W/L = 4  $\mu$ m / 6  $\mu$ m) caused by bias stresses. A negative bias stress (NBS) test was conducted at  $V_{GS}$  = -15 V and  $V_{DS}$  = 5 V, and a positive bias stress (PBS) test was conducted at  $V_{GS}$  = 10 V and  $V_{DS} = 0$  V. The bias stress conditions reflect the worst driving case of the proposed circuit. V<sub>TH</sub> shifted by 0.004 V in the NBS and 0.031 V in the PBS after 10,000 s of bias stress. The bias stresses were continuously applied to the transistors during the stress tests; however, in practice, the negative and positive biases are alternately applied to M2. Thus, we expect that there is much less effect on  $V_{TH}$ owing to the recovery characteristics of the AC bias stress [18], [19], [20]. Given these variations, we determined the interval of the data voltages, including the voltage margin. Fig. 5(c) illustrates the simulation results for pixel voltages. The reference  $V_{TH}$  was set to -0.1 V with the variation of by  $\pm 0.25$  V, as shown in Fig. 5(a). As demonstrated in Fig. 5(c), the pixel voltages reached the target voltage during one step of  $T_{RF} = 200 \ \mu s$  without distortion. This shows that our proposed architecture is highly robust to a large V<sub>TH</sub> variation of  $\pm 0.25$  V.

We investigated the dynamic power consumption of the conventional 1T1C and our previous architectures [14]. We assumed that a full-white pattern is displayed on the screen for calculation. In addition, we assumed the following. First, the resolution of the display is FHD (1920  $\times$  1080). Second, the LCD is normally-black mode. Third, the display adopts a dot inversion method. The dynamic power consumption of the conventional LCD (P<sub>Dyn,C</sub>) and proposed LCD (P<sub>Dyn,P</sub>) can be expressed as follows:

$$P_{Dyn,C} = P_{CL} + P_{Pixel}$$

$$= (C_{CL} \cdot N_H \cdot 3) \cdot (V_{W,P} - V_{W,N})^2 \cdot (N_V \cdot f_{Frame}/2)$$

$$+ (C_{LC} \cdot N_H \cdot 3 \cdot N_V) \cdot (V_{W,P} - V_{W,N})^2$$

$$\cdot (f_{Frame}/2) \qquad (1)$$

$$P_{Dyn,P} = P_{RF} + P_{PXL} + P_{Pixel}$$
  
=  $(C_{RF} \cdot N_H \cdot 3) \cdot (V_{RF1,P} - V_{RF9,N})^2 \cdot (f_{Frame}/2)$ 

TABLE I COMPARISON OF DYNAMIC POWER CONSUMPTION

		Conventional 1T1C	Previous work [14]		This work
Frame frequency	60 Hz	1.74 W	25.70 mW		29.91 mW
	1 Hz	28.95 mW	Not applicable		0.50 mW
TABLE II           COMPARISON OF PROPOSED CIRCUIT WITH OTHER WORKS					
		[5]	[6]	[14]	This work
Process		LTPS	LTPS	LTPO	Oxide
Structure		5T2C	7T1C	4T2C	2T1C
Bit-depth		2-bit	2-bit	3-bit	3-bit
Frame frequency		60 Hz	60 Hz	60 Hz	1 Hz

$$+(C_{PXL} \cdot N_H \cdot 3) \cdot (V_{W,P} - V_{W,N})^2 \cdot (f_{Frame}/2) +(C_{LC} \cdot N_H \cdot 3 \cdot N_V) \cdot (V_{W,P} - V_{W,N})^2 \cdot (f_{Frame}/2)$$
(2)

where  $P_{CL}$ ,  $P_{RF}$  and  $P_{PXL}$  represent the powers consumed by the column,  $V_{RF}$ , and  $V_{PXL}$  lines, respectively.  $C_{CL}$ ,  $C_{RF}$ ,  $C_{PXL}$ , and  $C_{LC}$  represent the capacitances of the column line,  $V_{PXL}$  line,  $V_{RF}$  line, and pixel, respectively.  $N_H$  and  $N_V$ represent the horizontal and vertical resolutions, respectively.  $V_W$  and  $V_{RF}$  denote the pixel voltages for the white level and the refresh voltage, respectively.  $V_{RF1,P}$  and  $V_{RF9,N}$  are shown in Fig. 1. Note that the subscripts N and P refer to the negative and positive polarities, respectively. Moreover,  $f_{Frame}$ indicates the frame frequency. We assume that  $C_{LC}$ ,  $C_{CL}$ ,  $C_{RF}$ , and  $C_{PXL}$  are 1, 100, 200, and 200 pF, respectively.

Table I lists the dynamic power consumption at the two frame frequencies. The dynamic power consumption of the proposed circuit was reduced to 1.72 % of that of the conventional circuit when the frame frequencies were the same. Since the data voltage must be changed line-by-line in the conventional LCD, the driving frequency of the column signals is N<sub>V</sub> times higher than that of V<sub>PXL</sub> and V<sub>RF</sub>. It is reduced to 1.94 % of the previous value because the frame frequency can be lowered from 60 Hz to 1 Hz.

Table II presents a comparison between the proposed circuit and reported dynamic-type MIP circuits. The latest MIP architecture [14] represents the highest bit depth with the simplest structure. However, it is fabricated using the LTPO process, which is complex and expensive, and has poor uniformity. In contrast, the proposed architecture was fabricated using only the oxide TFTs. Therefore, the memory cells were simplified by half while maintaining the same bit depth. Moreover, it was possible to lower the frame frequency from 60 Hz to 1 Hz, primarily owing to the low leakage current of the oxide TFT. The proposed architecture is promising to be used in large-sized displays because the oxide TFT process costs less and has better uniformity than LTPS and LTPO.

#### **IV. CONCLUSION**

In this letter, we propose a new MIP circuit for lowpower reflective LCDs comprising only oxide TFTs. A 3-bit grayscale was achieved using the simplest structure among reported MIP circuits. Furthermore, the frame frequency was lowered to 1 Hz, owing to the low leakage current of the oxide TFT. We expect that the proposed circuit can simultaneously achieve high performance and low power consumption.

#### REFERENCES

- H. Kimura, T. Maeda, T. Tsunashima, T. Morita, H. Murata, S. Hirota, and H. Sato, "A 2.15 inch QCIF reflective color TFT-LCD with digital memory on glass (DMOG)," in *SID Int. Symp. Dig. Tech. Papers*, Jun. 2001, vol. 32, no. 1, pp. 268–271, doi: 10.1889/ 1.1831847.
- [2] M. Senda, Y. Tsutsui, A. Sasaki, S. Matsumoto, R. Yokoyama, and K. Yoneda, "Ultra-low-power polysilicon AMLCD with full integration," *J. Soc. Inf. Display*, vol. 11, no. 1, pp. 121–125, Mar. 2003, doi: 10.1889/1.1831694.
- [3] Y. Nakajima, Y. Teranishi, Y. Kida, and Y. Maki, "Ultra-low-power LTPS TFT-LCD technology using a multi-bit pixel memory circuit," *J. Soc. Inf. Display*, vol. 14, no. 12, pp. 1071–1075, Dec. 2006, doi: 10.1889/1.2408388.
- [4] K. Yamashita, K. Hashimoto, A. Iwatsu, M. Yoshiga, J. R. Ayres, M. J. Edwards, and H. Murai, "33.5L: Late news paper: Dynamic selfrefreshing memory-in-pixel circuit for low power standby mode in mobile LTPS TFT-LCD," in *SID Int. Symp. Dig. Tech. Papers*, May 2004, vol. 35, no. 1, pp. 1096–1099, doi: 10.1889/1.1833129.
- [5] Y. Yamauchi, N. Ueda, Y. Ogawa, K. Tanaka, and K. Yamamoto, "A novel pixel memory using integrated voltage-loss-compensation (VLC) circuit for ultra-low-power TFT-LCDs," *J. Soc. Inf. Display*, vol. 19, no. 1, pp. 57–62, Jan. 2003, doi: 10.1889/JSID19.1.57.
- [6] L.-W. Chu, P.-T. Liu, and M.-D. Ker, "Design of analog pixel memory for low power application in TFT-LCDs," J. Display Technol., vol. 7, no. 2, pp. 62–69, Feb. 2011, doi: 10.1109/JDT.2010. 2089781.
- [7] H. Tokioka, M. Agari, M. Inoue, T. Yamamoto, H. Murai, and H. Nagata, "Low-power-consumption TFT-LCD with dynamic memory embedded in the pixels," *J. Soc. Inf. Display*, vol. 10, no. 2, pp. 123–126, Jun. 2002, doi: 10.1889/1.1827853.
- [8] M. Tamaki, Y. Fukunaga, M. Mitsui, K. Maeda, M. Kabe, Y. Teranishi, T. Nakanishi, H. Omori, S. Hayashi, N. Takasaki, F. Goto, and T. Harada, "A memory-in-pixel reflective-type LCD using newly designed system and pixel structure," *J. Soc. Inf. Display*, vol. 22, no. 5, pp. 251–259, May 2014, doi: 10.1002/jsid.245.
- [9] D. Ji, J. Jang, J. H. Park, D. Kim, Y. S. Rim, D. K. Hwang, and Y.-Y. Noh, "Recent progress in the development of backplane thin film transistors for information displays," *J. Inf. Display*, vol. 22, no. 1, pp. 1–11, Jan. 2021, doi: 10.1080/15980316.2020.1818641.
- [10] T.-K. Chang, C.-W. Lin, and S. Chang, "LTPO TFT technology for AMOLEDs," in *SID Int. Symp. Dig. Tech. Papers*, Jun. 2019, vol. 50, no. 1, pp. 545–548, doi: 10.1002/sdtp.12978.

- [11] S.-H. Lee, B.-C. Yu, H.-J. Chung, and S.-W. Lee, "Memory-in-pixel circuit for low-power LCDs comprising oxide TFTs," *IEEE Electron Device Lett.*, vol. 11, no. 11, pp. 1551–1554, Nov. 2017, doi: 10.1109/LED.2017.2752803.
- [12] J. Kim, H.-J. Chung, and S.-W. Lee, "A memory-in-pixel circuit for low-power liquid crystal displays with low temperature poly-silicon and oxide thin film transistors," *IEEE Electron Device Lett.*, vol. 40, no. 12, pp. 1957–1960, Dec. 2019, doi: 10.1109/LED.2019.2950163.
- [13] J. Kim, H.-J. Chung, and S.-W. Lee, "A low-power pixel circuit comprising low-temperature poly-silicon and oxide TFTs for liquid crystal displays with panel self-refresh technology," *IEEE Electron Device Lett.*, vol. 41, no. 6, pp. 868–871, Jun. 2020, doi: 10.1109/LED.2020.2990619.
- [14] J.-H. Jo, W.-R. Lee, H.-J. Chung, and S.-W. Lee, "A self-refreshing memory-in-pixel comprising low temperature poly-silicon and oxide TFTs for 3-bit liquid crystal displays," *IEEE Electron Device Lett.*, vol. 42, no. 6, pp. 839–842, Jun. 2021, doi: 10.1109/LED.2021.3074678.
- [15] M. Mizusaki, T. Miyashita, T. Uchida, Y. Yamada, Y. Ishii, and S. Mizushima, "Generation mechanism of residual direct current voltage in a liquid crystal display and its evaluation parameters related to liquid crystal and alignment layer materials," *J. Appl. Phys.*, vol. 102, no. 1, Jul. 2007, Art. no. 014904, doi: 10.1063/1.2752147.
- [16] M. Mizusaki1, T. Miyashita, and T. Uchida, "Behavior of ion affecting image sticking on liquid crystal displays under application of direct current voltage," *J. Appl. Phys.*, vol. 108, no. 10, Nov. 2010, Art. no. 104903, doi: 10.1063/1.3504186.
- [17] M. Mativenga, S. An, and J. Jang, "Bulk accumulation a-IGZO TFT for high current and turn-on voltage uniformity," *IEEE Electron Device Lett.*, vol. 34, no. 12, pp. 1533–1535, Dec. 2013, doi: 10.1109/LED.2013.2284599.
- [18] J. G. Um, M. Mativenga, and J. Jang, "Mechanism of positive bias stress-assisted recovery in amorphous-indium-gallium-zinc-oxide thin-film transistors from negative bias under illumination stress," *Appl. Phys. Lett.*, vol. 103, no. 3, Jul. 2013, Art. no. 033501, doi: 10.1063/1.4813747.
- [19] S.-J. Kim, Y.-W. Lee, S.-Y. Lee, J.-S. Woo, J.-Y. Kwon, M.-K. Han, W.-G. Lee, and K.-S. Yoon, "The effect of AC bias frequency on threshold voltage shift of the amorphous oxide TFTs," in *SID Int. Symp. Dig. Tech. Papers*, Jun. 2011, vol. 42, no. 1, pp. 1195–1197, doi: 10.1889/1.3621043.
- [20] S. Han, G. Shang, X. Yao, H. Zheng, M. Han, Y. Im, Y. Huang, and J. Jun, "High reliability gate driver using reverse bias method with oxide TFTs," in *SID Int. Symp. Dig. Tech. Papers*, May 2016, vol. 47, no. 1, pp. 1269–1271, doi: 10.1002/sdtp.10909.