Compact Optical TX and RX Macros for Computercom Monolithically Integrated in 45 nm CMOS

Marco Eppenberger^(b), Mattia Bonomi^(b), David Moor^(b), Marco Mueller^(b), Bertold Ian Bitachon^(b), Thomas Burger^(b), and Luca Alloatti^(b)

Abstract—As the reach of optical communications continues to shrink, photonics is moving from rack-to-rack datacom links to centimeter-scale in-computer applications (computercom) where different architectures are needed. Integrated optical microring resonators (MRRs) are emerging as an attractive choice for fulfilling the more stringent area and efficiency requirements: They offer scaling by wavelength division multiplexing (WDM) and high bandwidth densities. In this paper we present compact electrooptical transmit (TX) and receive (RX) macros for computercom monolithically integrated in 45 nm CMOS. They operate with MRR modulators and photodetectors and include all necessary electronics and optics to enable optical links between on-chip data sources and sinks. A most compact implementation for thermal stabilization was enabled by sensing the optical device's bias currents in the driving electronics instead of using external operating point sensing optics. Using a field-effect transistor as heating element as is possible in monolithic integration platforms — further reduces area and power necessary for thermal control. The TX macro is shown to work for data rates up to 16 Gb/s with a 5.5 dB extinction ratio (ER) and 2.4 dB insertion loss (IL). The RX macro demonstrates a sensitivity of 71 $\mu A_{\rm pp}$ at 12 Gb/s for a BER \leq 10^{-10} . An intra-chip link built with the macros achieves \leq 2.35 pJ/b electrical efficiency and a BER $\leq 10^{-10}$ at 10 Gb/s. Both macros are realized within 0.0073 mm² which amounts to 1.4 Tb/s/mm² bandwidth density per macro.

Index Terms—High performance computing, integrated optics, optical RX, optical TX, ring modulator, ring photodiode, thermal management of optics.

Manuscript received March 24, 2021; revised June 12, 2021; accepted August 11, 2021. Date of publication August 24, 2021; date of current version November 2, 2021. This work was supported in part under Grants ETH-16 16-2 and H2020-ICT-2017-1-780997. (*Corresponding author: Marco Eppenberger.*)

Marco Eppenberger, David Moor, and Bertold Ian Bitachon are with the Institute of Electromagnetic Fields (IEF), ETH Zurich, 8092 Zurich, Switzerland (email: marco.eppenberger@ief.ee.ethz.ch; david.moor@ief.ee.ethz.ch; bertold. bitachon@ief.ee.ethz.ch).

Mattia Bonomi was with the Integrated Systems Laboratory (IIS), ETH Zurich, 8092 Zurich, Switzerland. He is now with Miromico IC AG, 8006 Zurich, Switzerland (e-mail: mattia.bonomi@miromico.ch).

Marco Mueller was with the Integrated Systems Laboratory (IIS), ETH Zurich, 8092 Zurich, Switzerland. He is now with ASML D&E, 5504 DR Veldhoven, Netherlands (e-mail: marco.mueller@asml.com).

Thomas Burger is with the Integrated Systems Laboratory (IIS), ETH Zurich, 8092 Zurich, Switzerland (e-mail: burgert@ethz.ch).

Luca Alloatti was with the Institute of Electromagnetic Fields (IEF), ETH Zurich, 8092 Zurich, Switzerland. He is now with the Free Silicon Foundation (f-si.org), 8001 Zurich, Switzerland (e-mail: luca@f-si.org).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JLT.2021.3107312.

Digital Object Identifier 10.1109/JLT.2021.3107312

I. INTRODUCTION

FFICIENT and compact optical transceivers are key for interconnecting future high-performance computing (HPC) systems [1]. Replacing the ubiquitous copper-based interconnects by optical data transmission promises a viable path to meet the future I/O capacity, energy efficiency, and density requirements at computercom distances [2]–[4]. Exploiting tight co-integration of optics and electronics together with computing data sources and sinks allows to realize circuits with lowest power consumption and highest bandwidth densities [5], [6]. This means that computercom optics and the required driving and receiving electronics ideally are integrated in a common module. Recent research has therefore focused on co-integrating silicon photonic devices with electronic components [7]. Various groups have shown either 2D/2.5D integration [8]–[11], 3D integration [12]–[20] or monolithic integration [21]–[27] to be possible.

The bandwidth density (the bandwidth available per silicon area used in units of Tb/s/mm²) can serve as a metric for the "level of integration". This metric is relevant for e.g., HPC systems where high bandwidth densities lower the total cost per transmitted bit [28]. Wavelength-division-multiplexing (WDM) systems built with microring resonators (MRR) have emerged as a promising way for reaching high bandwidth densities and energy efficiencies [29]. Note that the calculation of bandwidth densities of such systems should include not only drivers and receiving amplifiers, but also serializer (SER) and deserializers (DES) which are necessary to translate between line rate $(\geq 10 \text{ Gb/s})$ and the clock rate of computing resources (max. \sim 5 GHz), but also all other necessary components like thermal stabilization circuits for MRRs or some form of clock phase correction. Subsequently, we estimate the total silicon area used to implement active optics, SER, DES, receiving amplifiers, transmit drivers, and thermal controller for some representative publications from given data, figures and die shots. Structures that are not strictly necessary for computercom (e.g., phaselocked loops and clock and data recovery circuits) have not been included.

Different solutions relying on MRRs with co-integrated systems (so-called 3D integration schemes) have already been shown. So for instance, transmit drivers and receiving amplifier electronics have been flip-chip bonded to silicon photonic integrated circuits (IC) in [14], [15]. These solutions achieve

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

 \geq 1 Tb/s/mm², however without including SER and DES. Also, a PAM4 transmitter for maximum single-carrier data-rate transmission has been shown. This requires pre-distortion for MRR modulators. This way a bandwidth density of 0.4 Tb/s/mm² has been achieved for the transmitter [17].

Among the monolithic integration platforms, the "zerochange" CMOS method naturally enables high densities by bringing photonics into the electronic CMOS nodes and hence closest to data sources and sinks. A first chip-to-chip demonstration was shown in [21] at 2.5 Gb/s with broadband photodiodes and thermally stabilized MRR modulators. The technology has been further refined in the following years: The first ring-to-ring operation was shown in a four-lambda WDM demonstration at 8 Gb/s/lambda scaling to 0.1 Tb/s/mm² but for datacom applications with less stringent density requirements [23]. Two implementations have already demonstrated 40 Gb/s transmitters and have shown the potential for compactness: PAM4 signaling via an optical DAC was shown to scale to 1.0 Tb/s/mm² [30], and NRZ to 3.0 Tb/s/mm² [31]. A highly sensitive (9 μ A_{pp} at 10⁻¹² BER) single-lambda receiver was subsequently fit into 1.0 Tb/s/mm² [32].

If a system should be suitable for computercom, it must be simultaneously completely transparent to the electronics, easy to use, low power, with high bandwidth density and operate within one globally synchronous zone [2]. So, it must include all the necessary electronics for digital-to-digital communication (including SER, DES, thermal controllers, clock phase correction). However, the challenge of how to integrate full end-to-end optical transmission systems compactly with all electronics remains to this day.

In this paper, we propose transmit (TX) and receive (RX) WDM-capable macros realized in the 45 nm "zero-change" CMOS node for computercom applications. They offer endto-end data transmission, including all necessary optics and electronics, within just a 0.015 mm² area. For minimum area usage, we employ a novel analog thermal control loop which does not need external sensing optics, and a field-effect transistor for heating (heater FET.) The macros operate on externally supplied synchronous clocks and are self-contained, i.e., can be freely placed anywhere on the chip without extra logic or area and as long as they are attached to an optical waveguide. We show the TX macro's operation up to 16 Gb/s and the RX macro's up to 12 Gb/s. An end-to-end link operating both for intra-chip transmission at 10 Gb/s is demonstrated with a total electrical efficiency of 2.35 pJ/b and total area of 0.015 mm² resulting in a per-macro density of 1.4 Tb/s/mm² (0.7 Tb/s/mm² for TX and RX combined.)

In [33], we reported on the 10 Gb/s intra-chip link realized with the macros. In this paper, we elaborate on the macro architecture with more details (concentrating on the thermal stabilization method and circuit) and additionally discuss individual macro characterization measurements.

II. MACRO CONCEPT AND DESIGN

In this section, we describe the hardware architecture of the transmit and receive macros. All given quantities are design values, unless stated otherwise.



Fig. 1. (a) Microscope photograph of the "zero-change" CMOS 45 nm electronic-photonic system with the proposed macros embedded. The chip is fixed in the laboratory test mount. (b) Layout shot of a 4-lambda WDM macro realized with the proposed TX (left) and RX (right) macros. The macros optically connect on a common bus-waveguide (top) and electrically to digital logic for link quality evaluation (bottom). To realize a full link only 0.015 mm² of silicon area is needed. GC is grating coupler. PRBS is pseudo random bit sequence generator, BERT is online bit error rate tester, REGS is control registers. Figure adapted from [33].

Each macro comprises all optics and electronics necessary for computercom links: the optical devices, the respective electronic frontends (drivers, amplifiers), thermal control circuit, SER and DES. To reduce costs and increase bandwidth density of each macro, the main design goal of all included parts was to minimize footprint.

Fig. 1(a) shows a micrograph of the realized on-chip WDM transmission and reception blocks in 45 nm "zero-change" CMOS technology on the laboratory test mount. Fig. 1(b) shows the layout of an assembled WDM transmitter with four transmitter macros (TX macros) on the left, and a WDM receiver with four receiver macros (RX macros) on the right. The intended channel spacing (\approx 3.5 nm) is a quarter of the free spectral range.

A. Optical Devices

Silicon photonic MRRs as modulators (MRM) and photodiodes (MRPD) have shown to be power- and area-efficient [29]. Due to their wavelength selectivity, MRR based devices are naturally well suited in wavelength division multiplexed transmission schemes without additional filtering [34], [35]. However, MRR devices need to be tightly thermally controlled [36].

Fig. 2(a) and (b) show the layout of the MRM and MRPD. Both MRR cavities have 5 μ m radius and are fabricated in the crystalline silicon (cSi) layer, utilize a whispering gallery mode, and are accessed by photonic bus waveguides. Pn-junctions in the silicon functionalize both cavities. Metal layers i) connect



Fig. 2. (a) Layout of the MRM. Radial pn-junctions modulate the passing light with the plasma dispersion effect in doped silicon. (b) Layout of the MRPD. Interleaved pn-junctions collect the generated carriers in the SiGe pocket. In (a) and (b), the heater FET for thermal control is in the center of the microrings. (c) Measured linear transmission spectrum of the MRM showing 11.4 pm/V electro-optic tuning efficiency and 9.9 dB ER at DC. (d) Measured, log scaled transmission spectrum of the MRM showing the effect of the heater. (e) Measured QE of the MRPD with a maximum of 0.38 at 3 V reverse bias. MRM is microring modulator, MRPD is microring photodiode, FET is field effect transistor, cSi is crystalline silicon, S,G,D are labels for source, drain and gate connections of the heater FET, BT is bias-tee, OMA is optical modulation amplitude, ER is extinction ratio, QE is quantum efficiency.

the pn-junctions with the bias-tee (BT) for the RF signals, ii) connect the heater FET to its controller, and iii) serve as heat spreader around the FET. We stabilize both cavities, in closed-loop feedback, see Section IV.

A report on standalone operation of the MRM can be found in ref. [37]. The MRM achieves modulation by using the plasmadispersion effect in radial pn-junctions in doped silicon [38]. The MRM cavity exhibits a loaded Q-factor of \sim 13900, a full-widthhalf-max (FWHM) value of 18.2 GHz, a cavity depth of 26.5 dB, and a free spectral range (FSR) of 14.7 nm (quantities from Lorentzian fit to measurements.) Its operating principle is shown in Fig. 2(c): The cavity's resonance wavelength shifts depending on the reverse voltage applied over the radial pn-junctions hereby intensity modulating light. We measured a tuning efficiency of 11.4 pm/V at DC (9.9 dB DC ER). We measured the MRM's pnjct capacitance to be \sim 13 fF at the relevant reverse bias of -1.8 V.

The measured effect of the FET heater is shown in Fig. 2(d). By utilizing the thermo-optic effect of silicon, it allows to thermally tune the resonance wavelength over 1.7 nm at 0.8 nm/mW of heater power. In contrast to the plasma-dispersion effect, the thermal tuning is much slower (kHz) but has a much larger tuning range.

The MRPD used in this work is adapted from ref. [39]. It uses the silicon germanium alloy (SiGe) available in the node, normally used to increase the hole mobility in p-channel FETs, to enhance optical absorption inside the cavity [40]. The cavity exhibits a loaded Q ~8200, 30.6 GHz FWHM, 18.6 dB depth, 13.9 nm FSR (quantities from Lorentzian fit to measurements.) Interleaved pn-junctions extract carriers generated by indirect bandgap absorption in the SiGe [41]. The MRPD has a maximum internal quantum efficiency (QE) of 0.38 at the relevant -3 V reverse bias, Fig. 2(e), and a bandwidth of 4.5 GHz. The available SiGe alloy composition shows reduced optical absorption above 1200 nm, hence we operate this photodiode around 1190 nm to maximize the QE [40]. This photodiode is the bandwidth limiting element of the presented system. Note that this limitation is not platform inherent, as faster but larger MRR-based photodiodes have been demonstrated in the same node [42].

The chip is optically interfaced from the back end of line (BEOL) side. Grating couplers (GC) (-4.5 dB, [43]) are used to couple light between the photonic bus waveguides and lensed fibers. The GC and the waveguides are realized in the undoped cSi layer. The losses of the waveguides have been reported in an earlier study as -3.7 dB/cm [44].

B. Transmit and Receive Data Paths

Fig. 3(a) and (c) depict the layout of the TX macro and the corresponding block diagram. Its data path first includes a 20:1 SER, which provides clock-domain crossing between digital clock and RF-derived clock. The SER output is fed to a differential, double-voltage (d2vdd) driver: A pair of stacked transistors in cascode configuration output up to a 3.6 $V_{\rm diff,pp}$ signal for maximizing the optical modulation and are AC coupled to the MRM with a BT [9], c.f. Fig. 5(a).

AC coupling enables the driving-voltage-independent optimization of the bias voltage applied to the MRM. We designed the BT for a comparably high cutoff frequency at ~85 MHz to save area of the necessary capacitors, which enables transmission of a PRBS-7 signal at 10 Gb/s. While AC coupling is an advantage in research for making the same electronics compatible with different MRM devices, DC coupling allows to reduce area even further by not needing capacitances in the BT, as e.g., in [15].



Fig. 3. (a) Layout shot of the proposed TX macro with its corresponding (c) block diagram. (b) Layout shot of the RX macro with its (d) block diagram. Both macros fit to a silicon area of 50 μ m × 145 μ m which equals 0.0073 mm² each. SER is serializer, BT is bias-tee, MRM is microring modulator, DES is deserializer, TIA is transimpedance amplifier, LA is limiting amplifier, MRPD is microring photodiode.

Fig. 3(b) and (d) depict the layout of the RX macro and its block diagram. In the receiving data path, we also use AC coupling with \sim 85 MHz cutoff on the MRPD anode for the same reasons as above, c.f. Fig. 5(b). After the BT, a transimpedance amplifier (TIA) — small signal gain 1.73 k Ω , 3 dB bandwidth 17.1 GHz — follows. The TIA is a single-ended common-gate feedforward design analog to [45] but without peaking inductors for reaching the design goal of lowest area. For the same reason, no decision-feedback-equalization was used either, which, together with the bandwidth requirement and photodiode capacitance, resulted in the comparably low transimpedance gain. The TIA followed by five stages of differential limiting amplifiers (LA) — each with a small signal gain of 1.87 and 19.7 GHz 3 dB bandwidth — and a differential to single-ended inverter to make the voltage signal rail-to-rail. The 1-0-decision boundary can be adjusted with a 6-bit DAC in steps of 3 μ A (referred to TIA input.) The DES finally deserializes and conditions the timing on its output.

Fig 3 also shows the analog thermal control loop parts (Thermal Ctrl.), see Section IV.

C. Digital Backend

We mimic real data sources and sinks such as a processor by including a pseudo-random bit sequence generator (PRBS) feeding each TX macro and a corresponding bit-error rate tester (BERT) after each RX macro. The PRBS and BERT can evaluate the optical link quality for transmitted 7, or 31 PRBS data with optional 8b10b coding [46] applied. The BERT operates in realtime, is self-synchronizing below 12.5% BER, and includes 32bit error counter registers. External Python software controls the on-chip APB3 bus and all configuration registers via an SPI bridge [47].

D. Clocking

Computercom links benefit from working within globally synchronous environments: There is no need for an area and power consuming clock and data recovery circuit. In such circuits one high-speed RF clock is generated for a whole computing system and optically transmitted to each chip: A scheme which ultimately promises lowest overall power consumption for computing [2]. What remains is an absolute but constant delay in the serial link, which is influenced by process variations in the electronics and the phase of the incoming RF clock. A clock phase correction must therefore be included.

We use an off-chip global clock source and feed it with RF probes to on-chip, 50 Ω terminated distribution lines. Each RF macro taps the transmission line, using it as a double-edge (DDR) clock. A factor-10 clock division circuit taps the distribution line as well, and feeds all digital circuits, operating on positive-edge clocking. Hence, the SER/DES implements a ratio of 1:20. For the clock phase correction, we include a static time delay inside each macro. This delay line, marked Delay in Fig. 3 (c) and (d), is integrated after the RF clock tap, and is realized with multiplexed inverters [48] with a 4-bit select signal and 55 ps range (i.e., 110 ps range for the full link to cover a whole bit period at 10 Gb/s.)

III. ZERO-CHANGE CMOS TECHNOLOGY AND FABRICATION

The electronic-photonic macros are fabricated in the GFUS 45RFSOI CMOS technology. The process allows to manufacture electronic and photonic devices in the same silicon layer hence achieving monolithic integration, Fig. 4(a). Adding photonic structures to the used CMOS node has been reported first in [44]. We use the same method as in [21] to achieve manufacturable layouts of the photonics [49]. This method has been demonstrated to work multiple times in the past [21], [23], [30]–[32], [50]–[52].

In Fig. 4(a), we illustrate the cross section of the monolithic integration of electronics and photonics in this SOI platform. It shows how passive optics (e.g., ① waveguides) and active optics (e.g., ② MRR cavities) are realized in the same crystalline Si layer as ③ electronic transistors. E-field magnitudes for 1180 nm wavelength light are overlaid on the optics showing the fundamental propagating modes: a TE-like mode in a straight waveguide and a whispering gallery mode in the MRR cavity. The distances between the depicted devices are not drawn to scale but note that the horizontal spacing between active optical devices and electronics can be as low as 10 μ m.

Since this SOI technology has originally been developed for electronics, the buried oxide (BOX) layer is comparably thin (<200 nm.) Hence, we post-process the prefabricated dies to prevent light leaking into the underlying silicon substrate. First, the substrate was ground to \sim 50 µm thickness by a commercial service. Second, a single UV-lithography step followed by an XeF₂-etch step was performed inhouse. The BOX layer served as an etch-stop. With this process, the substrate is selectively released around the optical waveguides and devices but stays intact below electronic transistors. Furthermore, it has been shown that substrate removal enhances the efficiency of thermal tuning of MRR cavities [53]. This process was carried out on a chip-scale, but selective substrate removal is generally well up-scalable to wafer-scale and commercially available [54]. Fig. 4(b) shows a microscope image of the chip's bottom side after the etching step with the optics laid open. After the substrate release, the



Fig. 4. (a) Illustration of cross section of the 45 nm "zero-change" SOI CMOS monolithic co-integration technology. ① Optical passive and ② active devices are realized in the same crystalline silicon layer as ③ electronic transistors. The substrate is locally removed underneath the optical devices. E-field magnitude contours at 1180 nm light are overlaid on the optical devices. Dimensions are not to scale. (b) Micrograph of bottom (substrate) side of die with visible openings where the substrate was removed locally. (c) Micrograph of top (pads) side. SOI is silicon on insulator, BOX is buried oxide, FEOL is front-end-of-line (the device layers of a CMOS process), BEOL is back-end-of-line (the metal interconnect layers of a CMOS process).

die was glued onto a carrier printed circuit board (PCB) with index-matching adhesive (NOA 81) to fill the etched holes. Wire bonds are used to connect external power and bias supplies to the chip. Fig. 4(c) shows a microscope image of the chip's top side before wire bonding.

IV. MRR THERMAL STABILIZATION

The resonance wavelength of the MRR cavities varies from device to device with exact the same design parameters, due to inevitable process variations in doping dosage and waveguide geometries. Furthermore, silicon MRRs exhibit a strong thermooptic effect [36], [55]. These factors impact the performance of both the MRMs and MRPDs, by shifting the resonance wavelengths, hence influencing their operating point (OP). To operate such devices reliably in realistic applications, MRR resonance wavelengths are actively controlled using built-in resistors used as ohmic heaters [56] and a closed feedback loop [9], [57].

In this work, we propose to use a Heater FET together with an all-analog control loop locking on the bias current I_{bias} through the MRR's pn-junctions, Fig. 5(a) and (b). Existing solutions rely on resistive heaters which require a linear regulator [14], [17], [50], [57]. However, such linear regulators waste power as heat in their regulation transistors [58]. By replacing the resistive heater by a much more efficient FET heater controlled through its gate voltage, we leverage the availability of transistors and photonic devices in the same silicon layer and hence bypass the need for a lossy linear regulator stage. In case of using resistors as heating elements, care must be taken to linearize the control loop, e.g., with square-root compression, as e.g., done in [17]. Using a heater FET is then advantageous, since the voltage-topower output is already linear. We use a short channel device mostly operated in velocity-saturation hence the emitted power is mostly linear with the gate voltage, Fig. 5(c). The maximum FET heater output power in our work is limited to a comparably low ~ 2.2 mW, but this limit can be raised by using higher-power thick-oxide transistors available in the technology.

Moreover, we implement the complete control loop in the analog domain, which removes any analog-to-digital converters (ADC) or digital-to-analog converters (DAC) from the signal path and hence eliminates quantization noise and reduces chip area and power consumption. Furthermore, the proposed method does not use any additional photodiode to sense the OP but reuses the existing pn-junctions in the optical devices. Thus, the same circuit can thermally stabilize both MRM and MRPD reducing design and optimization effort.

Our closed feedback loop locks the MRR bias current I_{bias} to a given reference. The average of I_{bias} is proportional to the average laser power absorbed in the device's cavity. In the MRM, carriers are generated in defect states and via two-photon absorption (as e.g., reported in [59]), in the MRPD mainly due to the SiGe indirect bandgap absorption. The I_{bias} is therefore a measure on how "far into the resonance dip" a MRR device is operated, also called the device's OP. Specifically, operating an MRR far away from resonance results in little I_{bias} , where close to resonance results in larger I_{bias} . However, it is indiscernible from the bias current alone whether the laser power or the MRR resonance wavelength changed. For the control loop to only have I_{bias} as sensed variable, we must make sure that the incident optical power to the chip remains constant. Furthermore, this averaging thermal stabilization method requires DC-free data to operate [17], which is a very common requirement for optical communication channels. As we use AC coupling for attaching the optical devices, this poses no additional constraint anyhow.

The control loop implements a proportional-integral controller with analog electronics, Fig. 5(a): A trans-conductance amplifier (TCA) translates the voltage from the shunt resistor R_{T} in the BT to a current with a selectable gain (2-bit signal "prediv") covering 1.5 orders of magnitude. This is needed because bias currents in MRMs can be much lower than the average currents in MRPDs due to their different carrier generation processes. A 6-bit current digital-to-analog converter (IDAC) subtracts a reference current from the TCA output. A 5-bit variable gain TIA amplifies the resulting error current (ierr) and sets the loop's gain. The following integrator stage is another amplifier with a Miller-connected capacitance (LPF). This allows to push the low-pass frequency pole to an extremely low frequency (below 2 Hz) despite the limited capacitance area available. This consideration is necessary to achieve high DC gain while maintaining stability. After the integrator an amplifier (AMP) makes the control signal rail-to-rail to fully exploit the heater range.



Fig. 5. (a) Driver, bias-tee, MRM, and circuit of the used analog thermal control loop. The MRM is AC coupled to the driver via a bias-tee with 85 MHz cutoff frequency. The bias current I_{bias} through the optical device is sensed and used to control the heater FET power via a closed-loop controller. A current DAC (IDAC) sets the operating point of the device. (b) Single-ended bias-tee structure for AC coupling the MRPD to the TIA with 85 MHz cutoff frequency. The same control loop architecture as for the MRM is used. (c) Simulated linear relationship between heater FET gate voltage and heater power output. TCA is transconductance amplifier, LPF is low-pass filter, AMP is amplifier, IDAC is current digital-to-analog converter.

Based on our MRM's geometry, the control loop keeps the OP of our MRM to an accuracy of 0.01 nm or equivalently 0.2 K, while guaranteeing a range of 1.8 nm or 36 K. This ensures less than 10% eye closure for the MRM. The time it takes for the heat to propagate from the heater FET to the MRR's cavity introduces a ~ 10.8 kHz pole in the loop. To guarantee stability while maintaining the accuracy requirements we designed the loop gain bandwidth product at ~ 4 kHz when the DC gain is set to 66 dB. This translates to a 20% to 80% risetime of the closed-loop system of 360 µs. Hence the system can react to sub-millisecond temperature changes as e.g., necessary for co-integration next to a CPU.

In Fig. 6(a), the tunability range of the proposed thermal controller is illustrated. For the MRM to be stabilized at the relevant OPs and laser power (see Section V), the laser wavelength can be within a range of 0.8 nm (shaded gray) above the unheated resonance wavelength (1189.25 nm) but below the maximally heated resonance wavelength. This range translates to temperature influences from the environment of 16 K range which could be compensated by the proposed thermal controller. The



Fig. 6. (a) Illustration of the allowed laser wavelength range (shaded gray) within which an operating point (OP) can be guaranteed. This operation range is between the unheated MRM resonance (bold IL spectrum line) and the maximally heated MRM resonance (dotted IL spectrum line.) The allowed range is 0.8 nm corresponding to 16 K over which the thermal controller could stabilize the MRM. (b) Measured bias current I_{bias} and heater FET power in the MRM for increasing control-loop reference IDAC setpoints for the minimum (1190.1 nm) and maximum (1190.9 nm) laser wavelength λ_L . Depending on the offset, the adjustability is either limited by the maximum heater power or by the laser self-heating. The relevant bias currents of 40 μ A to 50 μ A, are reached for any λ_L in the range specified in (a).

limited tuning range, together with the constant-input-power requirement, mandates a temperature regulated laser. As proposed in [52], such a laser could operate as a high-power external "optical power source" with high efficiencies: A 33% efficiency for 200 mW single- λ optical power has been demonstrated [60].

We measured these limits as follows, Fig. 6(b): Laser light is coupled to an MRM modulating 16G NRZ data with an infiber power of 5.7 dBm. The laser wavelength λ_L is kept above the unheated MRM resonance wavelength. After initializing the control loop by briefly heating the MRM to the maximum, the MRM is stabilized on the right side of the laser wavelength by the control loop such that the absorbed light results in a bias current I_{bias}. We then continuously increase the reference IDAC starting from 0, hereby pushing the MRM resonance further into the laser, and record $I_{\rm bias}$ and the heater power. We repeat this for $\lambda_{\rm L} = 1190.1 \text{ nm}$ resp. $\lambda_{\rm L} = 1190.9 \text{ nm}$. For the given laser power, our MRM operates best at I_{bias} between 40 μ A to 50 μ A (shaded gray) which can be reached with any $\lambda_{\rm L}$ in the given 0.8 nm range (IDAC \approx 19.) If $\lambda_{\rm L}$ is too large, the maximum thermal power (2.2 mW) of the heater FET upper limits the tuning range and at one point the bias current cannot be reduced any further (Heater limit). On the other hand, if $\lambda_{\rm L}$ is too small, we observe a lower bound of the tunable range because of the self-heating of the MRR (self-heating limit): There, the heater FET is off already, but the MRR is held at a heated state with non-zero $I_{\rm bias}$ due to the laser self-heating effect.

The heater range could be extended as follows: Replacing the used FET with an equally sized thick-oxide transistor can increase the Heater limit. Our simulations show a 2.7-fold increase in maximum heating power and no design-rule issues when placing a thick-oxide transistor into an MRR device.



Fig. 7. TX macro characterization measurement. (a) Measurement setup. Digital logic supplies PRBS-7 data to the TX macro which modulates 1190 nm light coupled into the bus waveguide. The modulated eye is observed after coupling out of the chip and amplification. A global clock source supplies the double data rate (DDR) serial clock. (b) Extinction ratio and insertion loss curves versus stabilized average bias currents through the MRM. The thermal controller is used to stabilize the MRM at the bias current setpoint. (c) Wide-open eye diagrams are measured for serial line speeds of 8 Gb/s, 12.5 Gb/s and 16 Gb/s. The three eye-diagram operating points from (c) are marked black in (b). TLS is tunable laser source, DCA is digital communications analyzer, SOA is semiconductor optical amplifier, ER is extinction ratio, IL is insertion loss.

Using a more powerful FET does not influence the control loop performance, provided that the TIA gain inside the control loop is reduced to compensate for the increased FET gain. On the other side, less laser power reduces the self-heating limit.

Process variations for MRR resonance wavelengths are comparably low: Measured differences between two chips have a mean of 0.15 nm and std. dev. 0.95 nm (N = 7). The tuning range of 0.8 nm per MRR then results in an estimated 59% yield that two MRR's resonances can be tuned to the same laser wavelength. With the more powerful thick-oxide FET, a tuning range of up to 3.6 nm (MRR-matching yield 99.98%) could be reached, covering the intended FSR/4 WDM channel spacing.

V. DATA MODULATION AND RECEPTION EXPERIMENTS

In this section, we show the operation of the TX and RX macros individually and their ability to select their OPs. Then, data is transmitted and received end-to-end and intra-chip from TX macro to RX macro in a single-lambda optical link.

A. TX Macro Characterization

We first characterize the TX Macro in a standalone fashion. Fig. 7(a) shows the measurement setup: We couple light to a test-site with a single TX macro attached on the optical access waveguide. We use a tunable laser source (TLS), by Sacher Laser, at the platform's operating wavelength of 1190.2 nm and 5.7 dBm in-fiber power before GC. We supply the DDR RF clock (DDR Clock) via an outside, low jitter clock generator (by Micram) and supply it to the chip's device under test (DUT) with 67 GHz RF probes (by FormFactor). The on-chip PRBS supplies PRBS-7 data to the TX macro. The TX macro modulates the laser light with the MRM, which is operated at -1.8 V bias and 3.4 V_{diff,pp} differential peak-to-peak amplitude. The modulated light is coupled out, amplified with an 18 dB gain semiconductor optical amplifier (SOA), by Innolume, filtered with a 1-nm wide bandpass, and fed into a 52 GHz optical sampling oscilloscope

(DCA), by Agilent. We modulate data at three different data rates (8 Gb/s, 12.5 Gb/s, 16 Gb/s.) The on-chip DUT is controlled via computer and SPI bridge (by Avnet).

Fig. 7(b) shows the dependence of extinction ratio (ER) and insertion loss (IL) on the biasing point and hence gives an impression on the MRM performance in different OPs. The IL is the ratio between off-resonance through optical power and 1-bit optical power. We use the thermal controller to stabilize the MRM at different bias currents $I_{\rm bias}$ and record ER and IL. The three recorded eyes are shown in Fig. 7(c) and were taken for the OPs marked with a black border. For 16 Gb/s, we demonstrate an open eye with 5.5 dB ER at 2.4 dB IL. 12.5 Gb/s data modulation results in 6.6 dB ER and 2.7 dB IL, and 8 Gb/s in 7.2 dB ER at 2.6 dB IL.

We estimate that for the lowest, most self-heating critical eye at 8G, that the MRM experiences a 0.42 mW change in thermal load per bit. By simulation, we estimate that a 1 mW thermal load change results in 10% eye closure after \sim 1 ns. Thus, we estimate the maximum run length of consecutive 1 s or 0 s to 19 for a 10% eye closure of the 8G eye. As the AC-coupling mandates a PRBS-7 pattern with maximum seven consecutive 1s, the presented TX macro is not self-heating limited.

B. RX Macro Characterization

We also characterize the RX macro standalone: Fig. 8(a) shows the measurement setup. Laser light at 1193.4 nm from the TLS is NRZ modulated with an external 15 GHz Mach Zehnder modulator (MZM), by JDSU. The modulating 8 Gb/s and 12 Gb/s signals are generated by a 20 GHz arbitrary waveform generator operating on PRBS-7 data (NRZ source), by Keysight, and amplified (RF Amp), by SHF. Due to the excess loss of the MZM at the operating wavelength, we amplify the optical signal with the SOA before feeding it to the chip. At this stage, the signal has 13 dB ER measured with the optical DCA at an average power of 7.4 dBm in-fiber before coupling, see inset



Fig. 8. RX macro characterization measurement. (a) Measurement setup. 1193 nm light is externally modulated with PRBS7 data and coupled into the chip and is received by the RX macro. The on-chip, real time BERT counts the received errors at the output of the RX macro. (b) Sensitivity analysis of the RX macro. The MRPD is stabilized at different bias currents using the thermal controller resulting in different received current modulation amplitudes (CMA) (dotted lines, right y-axis.) We estimate a sensitivity of 63 μ A_{pp} at 8 Gb/s and 71 μ A_{pp} at 12 Gb/s. (c) On-chip measured eye diagram at I_{bias} = 86 μ A for 12 Gb/s PRBS-7 data exhibiting a 20 % UI margin at the 10⁻¹⁰ BER level. The y-axis is the offset current setting referred to the TIA-input. MZM is Mach-Zehnder modulator, CMA is current modulation amplitude.

in Fig. 8(a). The NRZ source is synchronized to the outside supplied DDR clock. We then receive the optical data streams with the MRPD and RX macro. The MRPD is biased at -3 V.

Fig. 8(b) shows the sensitivity plot of the receiver. We use the thermal controller to stabilize the MRPD at different OPs and record the bias currents I_{bias} and the bit-error-rate (BER) with the on-chip BERT. We then estimate the current modulation amplitude (CMA) at the MRPD output by scaling the measured I_{bias} by 1.8 (13 dB ER) and accounting for the S21 transfer function of the MRPD at the relevant frequencies (-3.4 dB at)4 GHz for 8 Gb/s, -5.1 dB at 6 GHz for 12 Gb/s). The CMA sensitivity (BER $\leq 10^{-10}$) hence is an estimated 63 μA_{DD} at 8 Gb/s and 71 μ A_{pp} at 12 Gb/s. The MRPD's self-heating limit was at $I_{bias} = 93 \,\mu A \,(8G)$ resp. 113 $\mu A \,(12G)$ after which the bias currents could not be increased further due to the high optical powers. Fig. 8(c) shows the on-chip measured eye diagram for the 12 Gb/s case at $I_{\text{bias}} = 86 \,\mu\text{A}$. We measured the eye by varying the 1-0-decision-threshold and delay settings in the RX macro and recording the BERT output for each point. At 12 Gb/s, we measure a 20% unit-interval (UI) margin at the 10^{-10} BER level. Following the same analysis regarding self-heating pattern dependence as in Subsection A, we estimate a 0.39 mW thermal power change per bit at the MRPD for this eye and optical power. This limits the data pattern to 30 consecutive 1s or 0s for 10% eye closure.

C. Intra-Chip Transmission

We demonstrate how the proposed TX and RX macros can be used for an intra-chip transmission, as e.g., in an optical network-on-chip [61]. For this, we use the experiment site shown in Fig. 1(b). This device has a slightly suboptimal design of the MRM, resulting in worse ER and IL compared to the device presented in Section A. We test only a single wavelength link from WDM transmitter to WDM receiver due to mismatches in some of the MRM and MRPD resonance wavelengths. The measurement setup is shown in Fig. 9(a). We use the TLS at 1183 nm with an in-fiber power of 5.4 dBm and couple it to the left GC of the WDM experiment. We thermally stabilize the MRM at the OP of $I_{\rm bias} = 63 \ \mu A$ and the MRPD at the OP of $I_{\rm bias} = 109 \ \mu A$; the rest of the operating conditions are as stated above.

Fig. 9(b) shows the transmit eye. To measure this, we detune the MRPD completely out of resonance, so that all modulated light is coupled out to the off-chip eye measurement setup. We measure a transmit eye with a 6.8 dB ER at 10 Gb/s.

When tuning the MRPD to the OP, we receive the PRBS-7 data with a BER $< 10^{-10}$ with the RX macro. The same holds for PRBS-31 data if we enable the 8b10b codec which reduces the effective data rate to 8 Gb/s. The on-chip eye is shown in Fig. 9(c). The diagram shows the BER when varying the decision threshold and the time delay. At 10 Gb/s transmitted intra-chip, we measure a 16% unit-interval (UI) margin at the 10^{-10} BER level. Compared to the externally modulated case from Fig. 8(c), this intra-chip eye is more closed. Note that the eye opening could be significantly improved with a faster photodiode [42] and a better isolation of the power rails for the RX macro.

D. Power and Area Efficiency

Next, we evaluate the power efficiency of the 10 Gb/s intrachip link, the distribution thereof is shown in Fig. 10(a). All electrical power measurements have been done on an identical chip and found to be accurate to within 10% between chips. We measure a total power efficiency for the necessary electronics of 2.35 pJ/b, assuming worst-case heater FET powers are necessary, and 1.91 pJ/b for best case (no heating.) The driver (1.7 V, 0.71 pJ/b) is on a separate rail, as is the TIA + LA (0.9 V, 0.43 pJ/b), and they were measured directly. The SER (1.0 V, 0.43 pJ/b) and the DES (1.0 V, 0.34 pJ/b) use a common voltage rail with the rest of the digital circuit, they could not be measured separately. They were estimated by measuring total power on the 1.0 V rail for a varying number of switched-on or -off macros on the chip and least-squares solving the resulting system of equations for dynamic and leakage power of the individual



Fig. 9. Intra-chip link demonstration. (a) Measurement setup. Continuous-wave 1183 nm light is coupled into the bus waveguide, modulated with the TX macro at 10 Gb/s, then received with the RX macro. The PRBS7 data is generated with the PRBS and independently error checked with the BERT. (b) Off-chip measured eye diagram generated with the TX macro. To detect the eye the MRPD has been detuned to allow all light to pass. (c) Intra-chip transmission, on-chip measured eye diagram for 10 Gb/s. The MRM operates at 63 μ A and the MRPD at 109 μ A bias current. An intra-chip BER <10⁻¹⁰ is achieved. DUT is device under test.



Fig. 10. (a) Power distribution for 10 Gb/s operation (a) of TX (blue) and RX (orange) macro. The heater power is assumed to be worst case, i.e., the maximum of 2.2 mW that the heater FET can output. (b) Silicon area distribution of TX (blue) and RX (orange) macro. The area for the optics is not the pure silicon area used but includes the necessary spacing between optical waveguides. TC is thermal controller.

parts. The system of equations was extended with simulation results to achieve a more accurate model. The thermal controller electronics are omitted as they use a negligible amount of power (\leq 140 µW, resulting in \leq 14 fJ/b.) Incorporating the optical powers one finds for the in-fiber power of 5.4 dBm an additional 0.35 pJ/b or an additional 1.1 pJ/b, assuming 33% wall plug efficiency [60]. It is important to note that we assume the serial clock as externally supplied and its energy contribution tends to zero in the limit of many used laser wavelengths. Distributing a global clock is beneficial for computercom systems: A PLL for 20 GHz could otherwise add 14.4 mW of power [31] or 1.4 pJ/b if used only for a single channel.

Fig. 10(b) shows the area distribution of the two macros. Both macros together occupy 0.015 mm² of silicon area. Notice that the bias-tee (BT) of the receiver uses less area, as only the anode of the MRPD is AC coupled. The thermal controller (TC) is the same circuit in both, TX and RX. The rest terms mainly include decoupling capacitances. As the macros are WDM ready, the GCs ($80 \,\mu\text{m} \times 15 \,\mu\text{m}$) and bus waveguides are the only necessary passive optics. Their contribution to the bandwidth density tends to zero in the limit of many used laser wavelengths, hence they are omitted in the calculation.

The bandwidth density of each macro for the 10 Gb/s link scales to 1.4 Tb/s/mm² or 0.7 Tb/s/mm² for both macros. Operating the TX macro at the maximum of 16 Gb/s corresponds to a TX-only bandwidth density of 2.2 Tb/s/mm². Operating the RX macro at the maximum of 12 Gb/s to a RX-only bandwidth density of 1.7 Tb/s/mm². Note that these numbers are for complete and working computercom macros, as they do not need any further electronics to operate the link. They can be abutted or placed next to other electronics or passive optics without additional spacing necessary to realize WDM transmission.

VI. CONCLUSION

The presented work proposes the design of compact TX and RX macros for operation in intra-chip links. We have shown the macros individual transmit (up to 16 Gb/s) and receive capabilities (up to 12 Gb/s) and their operation in a 10 Gb/s intra-chip link at a BER $< 10^{-10}$. The intra chip link consumes 2.35 pJ/b electrical energy for worst-case heating, and 1.91 pJ/b in the best case. The total silicon area for TX and RX is just 0.015 mm² which includes all necessary electronics for the data paths and thermal control. The compact implementation of the thermal controller is enabled by re-using the optical device's pn-junctions for average light detection and a heater FET to tune the optical cavities to the optimum operation point. The results show that bandwidth density of up to 1.4 Tb/s/mm² can be obtained with 10 Gb/s links. The macros were individually demonstrated at 16 Gb/s transmission (scaling to 2.2 Tb/s/mm²) and at 12 Gb/s reception (scaling to 1.7 Tb/s/mm².)

A compact computercom optical data link has been presented with MRR based TX and RX macros. Due to the use of optical cavities for modulation and detection, WDM operation can be enabled by careful resonance wavelength engineering. The proposed macros are a step towards high-density and low-power communications, immediately linking data source and sink without a need to go off-chip for integration of further optics.

ACKNOWLEDGMENT

We thank Giuseppe Tamburello for the wire bonding, Michael Marti and Tim Keller for electronics and software support, Frank Gürkaynak and Beat Muheim for IC design support, and the Cleanroom Operations Team of the Binnig and Rohrer Nanotechnology Center (BRNC). We thank Juerg Leuthold for fruitful discussions and support. We thank ARM for providing their standard cell library.

REFERENCES

- Y. Shen *et al.*, "Silicon photonics for extreme scale systems," *J. Lightw. Technol.*, vol. 37, no. 2, pp. 245–259, 2019, doi: 10.1109/JLT.2019.2897365.
- [2] D. A. B. Miller, "Attojoule optoelectronics for low-energy information processing and communications," *J. Lightw. Technol.*, vol. 35, no. 3, pp. 346–396, Feb. 2017, doi: 10.1109/JLT.2017.2647779.
- [3] J. Gonzalez et al., "Optically connected memory for disaggregated data centers," in Proc. IEEE 32nd Int. Symp. Comput. Archit. High Perform. Comput., 2020, pp. 43–50.
- [4] H. Ballani *et al.*, "Sirius: A flat datacenter network with nanosecond optical switching," in *Proc. Annu. Conf. ACM Special Int. Group Data Commun. Appl. Technol. Archit. Protoc. Comput. Commun.*, Virtual Event, USA, 2020, pp. 782–797.
- [5] L. Alloatti, "High-speed photonics for side-by-side integration with billion transistor circuits in unmodified cmos processes," J. Lightw. Technol., vol. 35, no. 6, pp. 1168–1173, Mar. 2017, doi: 10.1109/jlt.2017.2655420.
- [6] A. V. Krishnamoorthy *et al.*, "From chip to cloud: Optical interconnects in engineered systems," *J. Lightw. Technol.*, vol. 35, no. 15, pp. 3103–3115, Aug. 2017, doi: 10.1109/JLT.2016.2642822.
- [7] N. C. Abrams *et al.*, "Silicon photonic 2.5d multi-chip module transceiver for high-performance data centers," *J. Lightw. Technol.*, vol. 38, no. 13, pp. 3346–3357, Jul. 2020, doi: 10.1109/JLT.2020.2967235.
- [8] F. Y. Liu *et al.*, "10-Gbps, 5.3-mw optical transmitter and receiver circuits in 40-nm cmos," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2049–2067, Sep. 2012.
- [9] H. Li et al., "A 25 Gb/s, 4.4 v-swing, AC-coupled ring modulatorbased WDM transmitter with wavelength stabilization in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 3145–3159, Dec. 2015.
- [10] M. Webster *et al.*, "Low-power mos-capacitor based silicon photonic modulators and CMOS drivers," in *Proc. Opt. Fiber Commun. Conf.*, Los Angeles, CA, USA, 2015, pp. 1–3, doi: 10.1364/OFC.2015.W4H.3.
- [11] C. Hoessbacher *et al.*, "Optical interconnect solution with plasmonic modulator and Ge photodetector array," *IEEE Photon. Technol. Lett.*, vol. 29, no. 21, pp. 1760–1763, Nov. 2017.
- [12] S. Saeedi *et al.*, "A 25 Gb/s 3D-integrated CMOS/silicon-photonic receiver for low-power high-sensitivity optical communication," *J. Lightw. Technol.*, vol. 34, no. 12, pp. 2924–2933, Jun. 2016, doi: 10.1109/JLT.2015.2494060.
- [13] S. Tanaka *et al.*, "Ultralow-power (1.59 mw/Gbps), 56-Gbps PAM4 operation of Si photonic transmitter integrating segmented pin Mach–Zehnder modulator and 28-nm CMOS driver," *J. Lightw. Technol.*, vol. 36, no. 5, pp. 1275–1280, Mar. 2018, doi: 10.1109/JLT.2018.2799965.
- [14] Y. Thonnart *et al.*, "A 10 Gb/s Si-photonic transceiver with 150 µw 120 µslock-time digitally supervised analog microring wavelength stabilization for 1tb/s/mm2 die-to-die optical networks," in *Proc. IEEE Int. Solid - State Circuits Conf.*, 2018, pp. 350–352.
- [15] M. Rakowski *et al.*, "Hybrid 14 nm finfet silicon photonics technology for low-power Tb/s/mm2 optical I/O," in *Proc. IEEE Symp. VLSI Technol.*, 2018, pp. 221–222.
- [16] A. Roshan-Zamir *et al.*, "A 56-Gb/s PAM4 receiver with low-overhead techniques for threshold and edge-based DFE FIR- and IIR-tap adaptation in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 672–684, Mar. 2019.

- [17] H. Li et al., "A 3-D-integrated silicon photonic microring-based 112-Gb/s PAM-4 transmitter with nonlinear equalization and thermal control," *IEEE J. Solid-State Circuits*, vol. 56, no. 1, pp. 19–29, Jan. 2021.
- [18] S. Fathololoumi *et al.*, "1.6 Tbps silicon photonics integrated circuit and 800 Gbps photonic engine for switch co-packaging demonstration," *J. Lightw. Technol.*, vol. 39, no. 4, pp. 1155–1161, Feb. 2021, doi: 10.1109/JLT.2020.3039218.
- [19] E. Sentieri et al., "12.2 a 4-channel 200Gb/s PAM-4 bicmos transceiver with silicon photonics front-ends for gigabit ethernet applications," in *Proc. IEEE Int. Solid- State Circuits Conf.*, 2020, pp. 210–212.
- [20] M. Raj *et al.*, "Design of a 50-Gb/s hybrid integrated Si-photonic optical link in 16-nm finfet," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1086–1095, Apr. 2020.
- [21] C. Sun et al., "Single-chip microprocessor that communicates directly using light," *Nature*, vol. 528, no. 7583, pp. 534–538, 2015, doi: 10.1038/nature16454.
- [22] S. Moazeni *et al.*, "A 40-Gb/s PAM-4 transmitter based on a ring-resonator optical DAC in 45-nm SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3503–3516, Dec. 2017.
- [23] M. S. Akhter *et al.*, "Wavelight: A monolithic low latency silicon-photonics communication platform for the next-generation disaggregated cloud data centers," in *Proc. IEEE 25th Annu. Symp. High-Perform. Interconnects*, 2017, pp. 25–28.
- [24] A. H. Atabaki *et al.*, "Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip," *Nature*, vol. 556, no. 7701, pp. 349–354, 2018, doi: 10.1038/s41586-018-0028-z.
- [25] U. Koch *et al.*, "Ultra-compact terabit plasmonic modulator array," *J. Lightw. Technol.*, vol. 37, no. 5, pp. 1484–1491, Mar. 2019, doi: 10.1109/JLT.2019.2899372.
- [26] M. Kim *et al.*, "A 4 × 25-Gbps monolithically integrated si photonic wdm transmitter with ring modulators," in *Proc. IEEE Opt. Interconnects Conf.*, 2019, pp. 1/2.
- [27] N. Mehta, S. Lin, B. Yin, S. Moazeni, and V. Stojanović, "A laserforwarded coherent transceiver in 45-nm soi CMOS using monolithic microring resonators," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1096–1107, Apr. 2020.
- [28] S. Scott, "Optical interconnects in future hpc systems," in Proc. Opt. Fiber Commun. Conf./Nat. Fiber Optic Engineers Conf., Los Angeles, CA: Optical Society of America, 2011, Art. no. OWH5, doi: 10.1364/OFC.2011.OWH5.
- [29] S. Lin et al., "Electronic–photonic co-optimization of high-speed silicon photonic transmitters," J. Lightw. Technol., vol. 35, no. 21, pp. 4766–4780, Nov. 2017, doi: 10.1109/JLT.2017.2757945.
- [30] S. Moazeni *et al.*, "A 40 Gb/s pam-4 transmitter based on a ring-resonator optical dac in 45 nm soi CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2017, pp. 486–487.
- [31] S. Lin et al., "A 40 Gb/s optical nrz transmitter based on monolithic microring modulators in 45nm soi CMOS," in Proc. IEEE Symp. VLSI Circuits, 2018, pp. 273–274.
- [32] N. Mehta, C. Sun, M. Wade, and V. Stojanović, "A differential optical receiver with monolithic split-microring photodetector," *IEEE J. Solid-State Circuits*, vol. 58, no. 4, pp. 2230–2242, Aug. 2019.
- [33] M. Eppenberger et al., "10 Gb/s intra-chip compact electro-optical interconnect," in Proc. Opt. Fiber Commun. Conf. Exhib., 2021, Art. no. F2F.3.
- [34] B. E. Little, S. T. Chu, W. Pan, and Y. Kokubun, "Microring resonator arrays for vlsi photonics," *IEEE Photon. Technol. Lett.*, vol. 12, no. 3, pp. 323–325, Mar. 2000.
- [35] I. A. Young *et al.*, "Optical I/O technology for tera-scale computing," *IEEE J. Solid-State Circuits*, vol. 45, no. 1, pp. 235–248, Jan. 2010.
- [36] W. Bogaerts *et al.*, "Silicon microring resonators," *Laser Photon. Rev.*, vol. 6, no. 1, pp. 47–73, 2012, doi: 10.1002/lpor.201100017.
- [37] M. Eppenberger et al., "16 Gb/s microring-to-microring photonic link in 45 nm monolithic zero-change CMOS," in Proc. Adv. Photon. (BGPP, IPR, NP, NOMA, Sens., Netw., SPPCom, SOF), Zurich: Optical Society of America, 2018, Art. no. JW2I.3, doi: 10.1364/IPRSN.2018.JW2I.3.
- [38] R. Soref et al., "Electrooptical effects in silicon," IEEE J. Quantum Electron., vol. JQE-23, no. 1, pp. 123–129, Jan. 1987.
- [39] L. Alloatti et al., "Resonance-enhanced waveguide-coupled silicongermanium detector," Appl. Phys. Lett., vol. 108, no. 7, 2016, Art. no. 071105, doi: 10.1063/1.4941995.
- [40] L. Alloatti *et al.*, "Waveguide-coupled detector in zero-change complementary metal–oxide–semiconductor," *Appl. Phys. Lett.*, vol. 107, no. 4, 2015, Art. no. 041104, doi: 10.1063/1.4927393.
- [41] R. Braunstein *et al.*, "Intrinsic optical absorption in germaniumsilicon alloys," *Phys. Rev.*, vol. 109, no. 3, pp. 695–710, 1958, doi: 10.1103/PhysRev.109.695.

- [42] M. de Cea Cea et al., "18 GHZ 3 db bandwidth sige resonant photodetector in 45 nm soi CMOS," in Proc. IEEE Photon. Conf., 2020, pp. 1/2.
- [43] M. T. Wade *et al.*, "75% efficient wide bandwidth grating couplers in a 45 nm microelectronics CMOS process," in *Proc. IEEE Opt. Interconnects Conf.*, 2015, pp. 46–47.
- [44] J. S. Orcutt *et al.*, "Open foundry platform for high-performance electronic-photonic integration," *Opt. Exp.*, vol. 20, no. 11, pp. 12222–12232, 2012, doi: 10.1364/OE.20.012222.
- [45] C. Kromer *et al.*, "A low-power 20-GHZ 52-dbω transimpedance amplifier in 80-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 6, pp. 885–894, Jun. 2004.
- [46] A. X. Widmer *et al.*, "A dc-balanced, partitioned-block, 8 b/10 b transmission code," *IBM J. Res. Develop.*, vol. 27, no. 5, pp. 440–451, 1983, doi: 10.1147/rd.275.0440.
- [47] Spinalhdl libraries, Accessed: Jun. 30, 2018. [Online]. Available: https: //spinalhdl.github.io/SpinalDoc-RTD/
- [48] P. A. J. Nuyts *et al.*, "Continuous-time digital design techniques," in *Continuous-Time Digital Front-Ends For Multistandard Wireless Transmission*. Cham, Switzerland: Springer International Publishing, 2014, pp. 125–185.
- [49] L. Alloatti et al., "Photonics design tool for advanced CMOS nodes," IET Optoelectron., vol. 9, no. 4, pp. 163–167, 2015, doi: 10.1049 /iet-opt.2015.0003.
- [50] C. Sun et al., "A 45 nm CMOS-soi monolithic photonics platform with bitstatistics-based resonant microring thermal tuning," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 893–907, Apr. 2016.
- [51] N. Mehta *et al.*, "A laser-forwarded coherent 10 Gb/s bpsk transceiver using monolithic microring resonators in 45nm soi CMOS," in *Proc. Symp. VLSI Circuits*, 2019, pp. C192–C193, doi: 10.23919/VL-SIC.2019.8777962.
- [52] M. Wade *et al.*, "Teraphy: A chiplet technology for low-power, highbandwidth in-package optical I/O," *IEEE Micro*, vol. 40, no. 2, pp. 63–71, Feb. 2020.
- [53] C. Batten *et al.*, "Building many-core processor-to-dram networks with monolithic CMOS silicon photonics," *IEEE Micro*, vol. 29, no. 4, pp. 8–21, Apr. 2009.
- [54] Ihp gmbh, Accessed: Feb. 26, 2021. [Online]. Available: https://www.ihpmicroelectronics.com/
- [55] G. Li et al., "Ring resonator modulators in silicon for interchip photonic links," *IEEE J. Sel. Topics Quantum Electron.*, vol. 19, no. 6, pp. 95–113, Nov./Dec. 2013.
- [56] P. Dong et al., "Wavelength-tunable silicon microring modulator," Opt. Exp., vol. 18, no. 11, pp. 10941–10946, 2010, doi: 10.1364/OE.18.010941.
- [57] M. Kim *et al.*, "A fully integrated 25 Gb/s si ring modulator transmitter with a temperature controller," in *Proc. Opt. Fiber Commun. Conf. Exhib.*, 2020, pp. 1–3, doi: 10.1364/OFC.2020.T3H.7.
- [58] G. A. Rincón-Mora, "System considerations," in Analog Ic Design With Low-Dropout Regulators (Ldos). New York, NY, USA City, New York, NY, USA, USA: McGraw-Hill Education, 2009, Section Linear versus Switching Regulators, pp. 5/6.
- [59] H. Yu *et al.*, "Using carrier-depletion silicon modulators for optical power monitoring," *Opt. Lett.*, vol. 37, no. 22, pp. 4681–4683, 2012, doi: 10.1364/OL.37.004681.
- [60] B. B. Buckley et al., "Wdm source based on high-power, efficient 1280-nm dfb lasers for terabit interconnect technologies," *IEEE Photon. Technol. Lett.*, vol. 30, no. 22, pp. 1929–1932, Nov. 2018.
- [61] S. Werner et al., "A survey on optical network-on-chip architectures," ACM Comput. Surv., vol. 50, no. 6, pp. 1–37, 2017, doi: 10.1145/3131346.

Marco Eppenberger was born in Switzerland, in 1991. He received the B.Sc. degree and the M.Sc. degree (with distinction) in electrical engineering and information technology from the Swiss Federal Institute of Technology (ETH Zurich), Zurich, Switzerland, in 2013 and 2016, respectively. He is currently working toward the Ph.D. degree with the Group of Prof. Juerg Leuthold. His current professional research interests include electro-optical systems for computer and datacom and electro-optic co-integration methods. He was awarded the ETH Medal and the Hans Eggenberger Price for his master thesis on real-time digital algorithms and implementations for optical communication receivers.

Mattia Bonomi received the B.Sc. and M.Sc. degrees (cum laude) in electronic engineering from the Politecnico di Milano, Milan, Italy, in 2015 and 2017, respectively. From 2017 to 2018, he worked on CMOS transceivers and control circuits for silicon photonics with ETH Zurich, Zurich, Switzerland. In 2018, he joined Miromico AG, Switzerland, where he is currently responsible for the development of modern PLL architectures in nanoscale CMOS.

David Moor received the B.Sc. and M.Sc. degrees in 2016 and 2018, respectively, in electrical engineering and information technology from ETH Zurich, Zurich, Switzerland, where he is currently working toward the Ph.D. degree with the Institute of Electromagnetic Fields. His research interests include integrated photonics and plasmonics and their combination with integrated circuits.

Marco Mueller received the M.Sc. degree in EEIT from ETH Zurich, Zurich, Switzerland, in 2019, after visiting IMEC, Belgium, as a Researcher on image sensor pixel design. He has experience in technology development on power semiconductor devices, working for Infineon Technologies and Hitachi ABB. In 2020, he joined ASML, The Netherland, where he is currently developing lithography solutions to improve scanner performance on various application cases. His professional research interests include nanotechnology, lithography, patterning, and semiconductor technology and process control.

Bertold Ian Bitachon was born in Indonesia, in 1994. He received the B.Sc. degree in electrical engineering and information technology from the University of Twente, Enschede, The Netherlands, in 2015 and the M.Sc. degree in 2018 in electrical engineering from ETH Zürich, Zürich, Switzerland, where he is currently working toward the Ph.D. degree with the Institute of Electromagnetic Fields. From March 2017 to May 2017, he interned with Nokia Bell Labs, Paris, France, as a Research Engineer. His research interests include neural network for coherent optical transmission, digital signal processing, digital coherent transceivers, and optical transmission systems and subsystems.

Thomas Burger received the Dipl.-Ing. and Ph.D. degrees from the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in 1987 and 2002, respectively. From 1987 to 1994, he was employed by Ascom Radiocom Ltd., Mägenwil, Switzerland, as a Development and Research Engineer. In 1994, he joined Integrated Systems Laboratory, ETH Zurich, where he currently holds the position of a Research Associate. He is leading several external and internal projects, covering a wide range of circuits, such as analog-to-digital and digital-to-analog converters, active-RC and gm-C filters, LNAs, mixers, and more recently also dc–dc converters and PLLs. From 2004 to 2007, he was served in the International Solid-State Circuits Conference (ISSCC) technical program committee for wireline communications.

Luca Alloatti received the M.Sc. degree in physics from the University of Pisa,Pisa, Italy, in 2004, the Diploma di Licenza from the Scuola Normale Superiore di Pisa, Pisa, Italy, in 2006, and the Ph.D. degree in electrical engineering from the Karlsruhe Institute of Technology, Germany, in 2012, with a thesis entitled High-Speed, Low-Power, and Mid-IR Silicon Photonics Applications. In 2013, he joined the Massachusetts Institute of Technology,Cambridge, MA, USA, where he demonstrated zero-change CMOS high-speed detectors and modulators, and a photonic design automation infrastructure. During 2017–2020, he led a group on electronic-photonic integration with ETH Zurich, Zurich, Switzerland. He is currently the President of the Free Silicon Foundation (f-si.org) promoting free/libre and open-source EDA tools and hardware.