# 4×100Gb/s PAM4 Multi-Channel Silicon Photonic Chipset With Hybrid Integration of III-V DFB Lasers and Electro-Absorption Modulators

Jacob S. Levy, *Member, IEEE, Member, Optica*, Erman Timurdogan, Yu-Sheng Kuo, Gap Youl Lyu, Charles Tsai, Xuejin Yan, Harqkyun Kim, Cristian Stagarescu, Kevin Meneou, Abu Thomas, Ioannis Fragkos, Geoffrey Sitwell, Andrea Trita<sup>®</sup>, Yangyang Liu, Melissa Ziebel, Jerry Byrd, Sven Steinbach, Bruce Chou, William Vis, Arin Abed, Young Kwon, Henri Nykänen, Shih-Han Lo, Janne Ikonen, Juha Larismaa, John Drake, Albert Benzoni, Cyriel Minkenberg, Thomas Schrans<sup>®</sup>, *Senior Member, IEEE, Optica*, and Andrew Rickman

Abstract—A silicon photonic based transmitter and receiver chipset for  $4 \times 106$  Gb/s 400 GBASE-DR4 data rates is presented. Each channel of the transmitter chip reaches high extinction ratio and optical modulation amplitude (OMA) with a low TDECQ penalty in full compliance with the IEEE standard. The receiver chips possess high responsivity with low polarization dependent loss. The use of discrete III-V arrayed components hybridized onto the silicon platform and passive alignment of single-mode fibers provides a low-cost, compact and scalable solution extendable to even higher aggregate rates and channel count.

*Index Terms*—Silicon photonics, Datacenter, distributed feedback laser (DFB), Electro-absorption modulators (EAM), pulse-amplitdue modulation (PAM)-4.

## I. INTRODUCTION

ITH demand for high-speed optical interconnects in datacenters, high-performance computing and emerging AI/ML applications increasing, cost-effective, compact, and scalable solutions are required. In the past decade, parallelism and bit rate per lane grew the aggregate data rates from  $1 \times 10$  Gb/s to  $4 \times 10$  Gb/s,  $4 \times 25$  Gb/s and recently to  $4 \times 100$  Gb/s and  $8 \times 100$  Gb/s in a single optical module (i.e. QSFP-DD [1] and OSFP [2] form factors). This has been achieved by increasing the baud rate (10, 25 and 50 GBd), the lane count (1,4,8, either through more wavelengths, more fiber channels or both),

Manuscript received 21 November 2022; revised 1 February 2023 and 13 March 2023; accepted 22 March 2023. Date of publication 29 March 2023; date of current version 16 August 2023. (*Corresponding author: Thomas Schrans.*)

Jacob S. Levy, Erman Timurdogan, Yu-Sheng Kuo, Gap Youl Lyu, Charles Tsai, Xuejin Yan, Harqkyun Kim, Kevin Meneou, Abu Thomas, Ioannis Fragkos, Geoffrey Sitwell, Andrea Trita, Yangyang Liu, Melissa Ziebel, Jerry Byrd, Bruce Chou, William Vis, Arin Abed, Young Kwon, Albert Benzoni, and Thomas Schrans are with the Rockley Photonics Inc., Pasadena, CA 91101 USA (e-mail: tschrans@ieee.org).

Cristian Stagarescu, deceased, was with the Rockley Photonics Inc., Pasadena, CA 91101 USA.

Sven Steinbach, Shih-Han Lo, Janne Ikonen, John Drake, Cyriel Minkenberg, and Andrew Rickman are with the Rockley Photonics Ltd., NP10 8YJ Newport, U.K.

Henri Nykänen and Juha Larismaa are with the Rockley Photonics Oy, Espoo 02150, Finland.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JLT.2023.3263069.

Digital Object Identifier 10.1109/JLT.2023.3263069

and changing the modulation format from one bit per symbol (Non-Return-to-Zero (NRZ)) to two bits per symbol (Pulse-Amplitude-Modulation 4 (PAM4)) [3]. To address this growing demand for bandwidth, while maintaining competitive costs, silicon photonic (SiPh) based solutions have been presented using both Mach-Zehnder modulators (MZMs) [4], [5], [6], [7], ring resonators (RR) [8], [9], [10], [11] for transmitters and integrated germanium photodiodes for receivers [12]. Electroabsorption modulators (EAMs) integrated in a Si Photonic platform have been demonstrated [13], using monolithically grown SiGe quantum-well stacks, though no PAM4 signaling has been published to our knowledge. The SiPh solutions offer an advantage in terms of low-cost material and manufacturing platforms, however, the most widely adopted solution in the market utilizes externally modulated lasers (EMLs) comprised of a single (typically InP) chip with separate laser and EAM sections paired [14] with discrete photodiodes. To differentiate from III-V chips which combine lasers with MZM (e.g. for coherent transmitters), we will refer to the chips combining lasers and EAMs as electro-absorption modulated lasers (EAMLs) in this paper. The EAML solutions typically have each channel placed on its own RF carrier and actively aligned with a lens to a fiber, scaling channel count becomes costly and at the extremes not dense enough to fit the module form factors. EAML solutions have the optical output and RF input at the same side of the chip adding to the challenge of forming an array [15], [16], which are difficult to yield, and complicated and need costly RF design to the bring the RF input to the modulator. Typical SiPh solutions also run into scaling challenges either with size of the MZM based solutions or bandwidth for the RR based solutions. On the receiver side, conventional InP and SiPh based solutions require actively aligned lenses or fibers to achieve good responsivity and low polarization dependence, and in some cases require polarization diversity components [17] to deal with the strong polarization dependence of the SiPh platform.

In this publication, the performance of a differentiated transmitter (Tx) and receiver (Rx) chip set solution, utilizing the best aspects of both Si and III-V platforms, is discussed. Details of the design and the Si Photonics platform can be found in [18]). On the transmit side, the SiPh platform is designed for low loss integration with both III-V elements and optical fiber. All components are passively aligned [19], [20], reducing cost and

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/



Fig. 1. TxPIC Schematic.

complexity of transceiver assembly. By the use of arrayed lasers and arrayed modulators, the platform easily scales lane count in a compact form factor. The silicon photonics Tx chip, which uses quad EAM U-bend arrays [20], [21] and quad DFB arrays passes the 400 GBASE-DR4 Tx spec requirements [22]. By separating the EAM from the laser, a scalable and dense arrayed solution is achieved, with an even higher channel count obtainable either through attaching multiple arrays to our Si photonic integrated circuits (PICs) or scaling the number of devices in the array. Compared to traditional EAML solutions, our device separates the RF input from the optical output reducing any RF loss and power consumption needed to bring the electrical signal to the optics. The Tx PIC exhibits more than 4 dB dynamic extinction ratio (ER), +1 dBm fiber coupled Optical Modulation Amplitude (OMA) and less than 2.0 dB TDECQ when directly driven by a commercial-off-the-shelf (COTS) DSP with built-in EML driver, at 106.25Gb/s and an SSPRQ pattern as defined in the IEEE802.3 standard [22]. The compact silicon photonics Rx chip, uses high speed monolithic Germanium waveguide photodiodes (Ge PDs) [18], [23] and the same low-loss passive fiber coupling section as our Tx chip, enabling high fiber responsivity and low Polarization Dependent Loss (PDL). The receiver is then formed when the Rx PIC is wire bonded to a COTS transimpedance amplifier (TIA). This receiver exhibits a pre-FEC BER of better than  $2.4 \times 10^{-4}$  at less than  $-6.5 \,\mathrm{dBm}$ OMA (for all channels on in the worst case cross-talk condition) when it is tested with the COTS DSP at 106.25Gb/s PAM4 for a PRBS31Q as defined in the IEEE802.3 standard [22]. Separating the components of the widely adopted EAML and combining with our low-loss passive alignment SiPh platform provides the power efficiency and cost effectiveness necessary to scale the channel count and bandwidth for pluggable optical modules or other form factors such as Co-Packaged Optics.

The paper focuses on the performance results achieved from the Tx and Rx PICs and first briefly discusses chip architecture and some key features of the hybrid assembly which will enable low-cost high-volume production in Section II. Section III reviews the component level and DC performance of the PICs and Section IV discusses system level test results conforming to specifications set out in the IEEE 802.3 standard. The final section discusses how the solution can scale to 8 channels and other embodiments enabling next generation aggregate data rates and requirements.

#### II. ARCHITECTURE AND ASSEMBLY

The Tx PIC, with a schematic shown in Fig. 1, and top view shown in Fig. 2(a), contains 7 key components. First are recessed cavities in the silicon for attach of the III-V die. The cavities



Fig. 2. Top view of PICs (a) Transmitter, (b) Receiver.



Fig. 3. Top view EAM array.

contain mechanical stops as a height reference for flip-chip bonding and the waveguide interfaces are designed for low-loss and low back-reflection. Next a tap coupler and monolithically integrated Ge waveguide MPDs are used to provide optical power monitors for actively controlling the DFB drive current under APC (Automatic Power Control) operation. Integrated Ge temperature sensor diodes are used to monitor the chip temperature and allow temperature control to ensure performance of DFB and EAM during operating life. Low-loss waveguide crossings enable efficient routing into and out of the U-bend EAMs. At the output of the PIC a spot-size converter (SSC) transforms the  $3\,\mu m$  silicon mode to a  $13\,\mu m$  mode optimized for coupling to SMF fibers. The facet at the fiber interface is optimized for low back reflection. Finally, V-grooves are etched and lithographically aligned to the wavguide facet, to enable self-aligned passive fiber attach coupling light from the output of the SSC to the fiber.

The receive chip shown in Fig. 2(b) includes the V-grooves, SSC, fiber interface facet and routing to a high-speed Ge waveguide PD array which is monolithically integrated into the Si in the same manner as the MPDs and temperature sensors for the Tx PIC. The design and fabrication of the components has been previously discussed in [18].

The EAM array is comprised of 4 devices each consisting of a tight U-bend waveguide, as seen in Fig. 3, resulting both in a short device for high-speed operation and a tight channel pitch to minimize die size. Bringing both input and output to the same side of the die enables bonding with a small optical gap to a single side of the die and minimizes coupling loss independent of any dicing tolerances. The waveguides at the EAM input and output are well matched to the Si PIC, which contains a height converter [24], further reducing coupling losses and improving bonding alignment tolerances. The facets are designed to reduce back reflection into the laser to below the required level. Isolation trenches separate the die on the quad array ensuring low electrical crosstalk.



Fig. 4. Top view DFB array.

Fig. 4 shows the quad DFB array chips which is processed using the same standard III-V manufacturing techniques as the EAM array. The DFB design is optimized for high single mode yield and back reflection tolerance. Both InP die include mechanical reference layers in the epitaxial layer stack to make contact with the mechanical stops in the Si cavity on the PIC to control the vertical alignment during flip-chip bonding.

Post-fabrication, the silicon wafers are electrically tested and sent through automated wafer-level optical inspection (AOI) to create maps of known good die (KGD). The photodetectors on the Rx chips are also characterized for bandwidth and responsivity at wafer-level test (WLT). The receiver parts are then ready for singulation and fiber attach while the Tx PICs can be sent for wafer level flip-chip bonding of DFB array and EAM array. The InP wafers also undergo wafer-level AOI and WLT post-fabout and are singulated in preparation for bonding.

Bonding relies only on machine vision of fiducials on both the Si PIC and InP die for in-plane passive die alignment. The local eutectic solder reflow ensures good electrical and thermal connection between the die and compresses the III-V die against the Si pillars for vertical alignment, and enables consecutive bonding of multiple III-V chips. The III-V die make direct thermal contact with the Si to ensure proper heat sinking. The tool alignment  $3\sigma$  tolerance is specified to  $\pm 0.5 \,\mu$ m, further reducing coupling loss between InP and Si die. After bonding, index matching gel is dispensed to fill any gap remaining between the die with a refractive index matched to the ARC (Anti Reflection Coating) design for each part.

After die singulation, SMF fiber attach (pigtailing) is a passive process. Due to the mode size at the output of the SSC the low NA (numerical aperture) of the output enables a loose tolerance with respect to the longitudinal placement of the fiber relative to the facet. A fiducial lane at the end of the chip provides a visual guide for alignment of fiber. The V-grooves provide complete lateral, yaw and pitch alignment for the fibers. The interface is designed for a fiber with a straight cleaved facet. A glass cap is used to mechanically push and secure the fibers into the V-grooves which are then bonded in place with epoxy. The epoxy is selected so that it is index matched to the fiber mode index as it fills the gap between the fiber facet and the Si facet, in order to minimize the reflections from the straight cleaved fiber facet.

## **III. DC MEASUREMENTS**

# A. Rx PIC

The Rx PICs are measured at wafer level for diode IV characteristics and opto-electronic  $S_{21}$  bandwidth measurements. The responsivity is also measured at wafer level and a sample of parts are pigtailed and measured for responsivity. The results of those pigtailed measurements are used to calculate a calibration factor needed for converting the WLT measured fiber-coupled responsivity. Histograms of the WLT measurement results on a sample of Rx PICs are shown in Fig. 5. The fiber-coupled responsivity has a median value for the worst-case polarization of  $0.67 \text{A/W}^{-1}$  with a typical PDL (not shown) of 0.5 dB of which about 0.3 dB is attributed to the SSC PDL. The bandwidth, into a 50 $\Omega$  load, of the devices measured has a median value of 38.3 GHz, sufficient for 53GBaud PAM-4 operation. The dark current for the devices is typically around 0.1  $\mu$ A and more than 95% of measured parts are lower than 1  $\mu$ A.

# B. Tx PIC

The DFB are measured and screend at wafer level for electrooptic and spectral characteristics of each device on the wafer. Parts are screened for threshold current, side mode suppression ratio (SMSR) and mode hops. As shown in Fig. 6(a), the wafer-level yield for channel SMSR > 30 dB is > 97% when excluding the die at very top and bottom of the wafer which do not have a grating written. The DFBs demonstrate single mode behavior above threshold as seen in the plot of Fig. 6(b) with very high SMSR across the full range of drive currents.

On a sample basis, DFB die are mounted p-side up on carriers to characterize the die-level facet output power. The power is measured using an integrating sphere and typical powers are 22 mW at 55 °C for 100 mA drive current and 35 mW at 150 mA drive current. The distribution of power measured from the sample of parts is shown in Fig. 7(a) as a function of temperature showing a power change with temperature having a slope of  $-0.29 \text{ mW}^{\circ}\text{C}^{-1}$  at 150 mA drive current. The distribution of optical powers at 55 °C and 100 mA is shown in Fig. 7(b). Only a small sample of die are measured for facet power since die-level measurements exclude parts from being used for flip-chip bonding.

In characterizing a completed, bonded Tx PIC, the optical coupled power is measured by both the monitor photodiodes and by monitoring the fiber output power with 0V bias on the EAM. In Fig. 8(a) we see typical I-I curves for the MPD photocurrent as a function of laser drive current showing low threshold current (not impacted by the flip-chip bonding) and linear slope efficiency out to  $150 \,\mathrm{mA}$ . The distribution of MPD currents from measured parts at 100 mA DFB drive current at 55 °C has a median value of about 1 mA, as shown in Fig. 8(b). This amount of photocurrent implies the coupled on-chip power is at least 16.3 mW for 100 mA DFB drive current, based on the designed tap coupler and an internal MPD responsivity of 1.05 A/W. The coupled chip power is dependent on both the facet output of the laser and the coupling efficiency between the InP chip and the Si PIC. Combining with the data on the facet power shown in Fig. 7 from the DFB measurements, we estimate the median PIC to DFB coupling loss of 1.3 dB. The measurements are in good agreement with the simulated results, shown in Fig. 9, where the simulated distribution for the worst channel coupled of the quad-array DFB with all stack-up, etch, and both linear and angular bonding tolerances. The simulated best-case coupling efficiency is 0.9 dB and the median value is 1.2 dB. The measured LIV in Fig. 10 demonstrates coupled output power in the fiber of up to more than 4 mW at 150 mAlaser drive current.

The EAM WLT electrically probes a sample of die monitoring series resistance and dark current to confirm the diode's behavior. The median series resistance is measured at  $20 \Omega$ . This low value is sufficient for supporting high-speed RF performance.



Fig. 6. DFB Wafer Level DC Measurement Results. (a) SMSR wafer map, (b) SMSR change with laser current on a sample.



Fig. 7. DFB Facet Power measurements. (a) Performance over Temperature, (b) Distribution at  $55\ ^\circ C$  and  $100\ mA.$ 

Fig. 8. MPD Measurement Results (a) MPD current in function of laser current, (b) Distribution at  $55^{\circ}C$  and 100 mA.



Fig. 9. DFB Coupling Simulation Results.



Fig. 10. Measured Tx PIC LIV of fiber coupled power at  $55^{\circ}\mathrm{C}$  and 0V bias on the EAM.



Fig. 11. Measured Tx PIC fiber coupled power in function of EAM bias at  $55^{\circ}$ C and 100 mA laser current.



Fig. 12. High Speed Test Setup.

Typical dark current values are less than 2 nA. Die level measurements are used to confirm electrical isolation between channels in the array which is shown to be greater than  $10 \text{ M}\Omega$ . Optical characterization of the modulator is done post integration with the Si PIC and DFB.

The DC optical performance of the EAM is measured by sweeping the reverse bias while maintaining the DFB current at 100 mA. The transfer curves of a typical array are shown in Fig. 11. At a -1.75 V bias, the device exhibits about 6 dB of static extinction ratio with 1.5 V<sub>pp</sub> swing voltage, consistent with the output of COTS DSPs, and the fiber coupled output power is about 2 dBm at that bias point.

## IV. HIGH SPEED MEASUREMENTS

## A. Rx Chip

The Rx PICs were characterized for BER performance in a link testbed (shown in Fig. 12) using a commercial TIA, and DSP evaluation board, both for the 400GBASE-DR4 market. A custom Rx evaluation board (RxEVB) was designed for the RxPIC and the TIA, so that they can be co-located and wire bonded directly with short wire bonds ( $\approx 350 \,\mu m$  length). The differential outputs of the TIA were routed to a parallel 8x high speed connector and connected to the DSP EVB, which has a similar parallel high-speed connector, through approximately 8" of RF cables. Both the presence of the cables and the PCB trace length cause additional losses that would not be present in a transceiver design, however the DSP equalizer was still able to produce good BER results. A commercial 400GBASE-DR4 QSFP-DD transceiver on an evaluation board (EVB) was used as a reference transmitter and operated as a pattern generator producing a PRBS31Q pattern. A single channel of the QSFP-DD output is connected to the input of an optical amplifier (OA) and followed by an optical filter (OF). This signal is then



Fig. 13. Measured RxPIC/TIA BER curves 25 °C.

split into 4 optical fibers. The power in each of the 4 fibers is then controlled by a 4-channel programmable variable optical attenuator (VOA). The presence of the optical amplifier enables the test setup to go to overload conditions of + 4.2 dBm OMA on all channels simultaneously. The OMA in each fiber after the programmable attenuator was calibrated for each of the programmed attenuation levels. The QSFP-DD channel used had a measured outer ER of 4.7 dB, an SECQ of 1.0 dB and a linearity RLM of 0.985.

BER measurements were performed using the error detection and counting features in each of the 4 DSP channels while varying the optical power incident on the channel under test in steps of 1 dB, from -12 dBm to +5 dBm in OMA using the programmable attenuator. The other 3 channels were kept at a constant attenuation to emulate a desired level of optical crosstalk penalty with aggressor channels set to either -30 or +2 dBm OMA. For each optical input power, the DSP error counter is reset after a wait time, typically 10 - 15 s, to allow the adaptive equalizer to adjust to the new signal level. The error accumulation runs for 30 s and the BER is calculated from the total number of errors.

Bathtub curves of BER as a function of received fiber OMA are shown in Fig. 13 for 25°C and 3.3 V supply. Each channel is shown with no crosstalk  $(-30 \, \text{dBm}$  on the aggressor channels) and typical max power on the aggressor channels  $(+2 \, dBm)$ , also shown are the IEEE Receiver Sensitivity spec (RS) and overload spec (OL). For a transmitter with 1 dB SECQ, the minimum required receiver sensitivity is  $-3.9 \, \text{dBm}$  OMA at a BER of  $2.4 \times 10^{-4}$ . Under crosstalk operation the measurement shows that this spec is achieved with at least 2.5 dB margin. Data center links will always operate at a received power higher than the receiver sensitivity. The BER level at that input power with crosstalk is around  $10^{-6}$  on 2 of the channels, dropping to  $10^{-8}$ at higher power levels, and around  $10^{-7}$  on the other 2 channels, and similarly dropping to  $10^{-8}$  at higher power levels. Under overload conditions of +4.2 dBm, the achieved BER has slightly increased, but still better than  $6 \times 10^{-8}$ . A typical operating input power range in data centers is -2 to +2 dBm, where the achieved BER is better than  $7 \times 10^{-8}$ .

## B. Tx Chip

To characterize the bandwidth of the device, the modulator pads on the PIC are contacted with a high-speed RF probe which is connected to a vector network analyzer. For a 50  $\Omega$  source the bandwidth of the EAM bonded to the PIC is > 25 GHz across

TABLE I KEY PERFORMANCE MEASUREMENT RESULTS FOR EACH CHANNEL OF A DR4 TXPIC WITH -1.9V EAM BIAS

Channel	Laser	EAM	AOP	ER	OMA	TDECQ	OMA-TDECQ
	Current	Current					
Units	mA	mA	dBm	dB	dBm	dB	dBm
IEEE spec			$\geq -2.9$	$\geq 3.5$	$\geq -0.8$	$\leq 3.4$	$\geq -2.2$
0	130	7.2	1.16	4.33	0.93	1.87	-0.94
1	130	7.9	1.61	4.42	1.47	1.81	-0.34
2	150	8.4	2.76	4.13	2.34	1.75	+0.59
3	150	8.75	1.99	4.22	1.68	1.60	+0.08



Fig. 14. Measured TxPIC  $S_{21}$ .

the range of operating bias points. A representative E-O  $S_{21}$  plot is shown in Fig. 14 for all 4 channels.

Tx PIC high-speed large signal measurements were performed with the PIC sitting on a temperature-controlled stage. A multi-channel DC probe is used for contacting the lasers, MPDs and TSs, and an RF probe for contacting the EAM pads and connect to the output from a COTS DSP eval board or an AWG (Keysight M8196 A). When using the AWG, the signal from the AWG is followed by an RF amplifier as the EAM required voltage swing is higher than the output swing capabilities of the AWG. The calibration correction features of the AWG are used in this case to calibrate out the frequency dependent electrical losses of the RF cables, RF amplifier and biasT (the RF probe losses are not calibrated out). When using the DSP eval board as a source, the eyes are post-processed removing the eval board's frequency response using de-embedding files provided by the DSP supplier (the cable losses and the probe losses are not de-embedded and hence add some uncorrected degradation to the measurement). The laser is driven with an SMU current source with the MPD and temperature sensor diodes monitored for photocurrent and voltage respectively. The EAM is biased with a SMU voltage source through the DC input of a high speed BiasT either externally connected to the output from the AWG or embedded in the DSP eval board. When modulating with the AWG the output waveform is calibrated and set to  $1.5 V_{pp}$  swing. When driving directly from the DSP capable of providing  $1.5 V_{pp}$  swing, tap settings from the available built-in look-up tables (LUTs) are optimized for a small sweep around the predicted EAM bias point and a low laser drive current. Each channel is then measured for the optimal conditions using a small sweep of both laser drive current and EAM bias. The output fiber is connected to a clock recovery unit (CRU Keysight N1078a), which taps off 50% of the power, and a sampling oscilloscope (DCA Keysight 1092) for verifying compliance with the IEEE standard by driving with a 53.125 GBd PAM-4 SSPRQ pattern. The DCA measurements are calibrated to the power coming out of the fiber before the CRU unit. The DCA reports the OMA, AOP, dynamic ER and TDECQ which are recorded for each EAM bias and laser drive current.



Fig. 15. Measured TxPIC PAM-4 Eye. *left:* De-embedded; *right:* post-Rx equalizer.



Fig. 16. Link Test Measurement Results.

For a TxPIC with a laser wavelength of 1311 nm operating at  $55^{\circ}$ C, an EAM bias of -1.9 V and more than 7mA photocurrent gives a dynamic extinction ratio of > 4.1 dB for all channels when driven with the DSP EVB. The outer OMA for each channel is greater than +0.9 dBm and the TDECQ penalty is less than 2 dB for all channels. The sample eye diagram of the de-embedded signal received by the DCA is shown in Fig. 15 on the left. The post receiver equalizer eye used for TDECQ calculations is shown to the right. A summary of the results is shown in Table I highlighting the key metrics for each channel.

A link test using the receiver EVB and one of the transmitter channels, operating at 55°C, was performed to confirm the BER performance of the chipset solution. The transmitter output is connected to a VOA, which has an excess loss of about 1.5 dB, and then to the receiver input. Since the power is sufficient to reach the floor of the receiver bathtub curve, no amplifier is used for simplification of the measurement. Power recorded on the plot in Fig. 16 is in the fiber before coupling to the Rx PIC. The DSP output used to modulate the EAM is set to the PRBS31Q test pattern consistent with receiver sensitivity measurements. Fig. 16 shows a floor value of  $3 \times 10^{-7}$  BER and received power of -8.5 dBm at  $2.4 \times 10^{-4}$  BER consistent with the expected penalty from the TDECQ difference between the TxPIC and the reference transmitter used for the receiver PIC evaluation when there is no cross-talk.

## V. CONCLUSION

We demonstrate a SiPh based 400GBASE DR4 Tx/Rx chipset compatible with COTS DSP and TIA ICs. The integration platform allows for simple passive fiber attach for ease of packaging into a transceiver. The hybrid integrated III-V devices (DFB arrays and U-Bend EAM arrays), allow for improved manufacturing throughput and low cost by enabling packaging of only known-good die, using a vision assisted passive align and attachment process. Furthermore, the platform is extendable while maintaining a small footprint by increasing either the number of quad EAM and DFB arrays, the channel count per array or both as well as the number of lanes on the SiPh and integrated PDs on the Rx side. PICs with 8 lanes of 100Gb/s PAM4 have been fabricated and are presently in test and characterization. Use of SiPh multiplexers and de-multiplexers [18] enables the platform in a WDM architecture. Additionally, having both PDs and contacts to the modulators at the edge of the chip opposite the optical output enables tight integration with high-speed electronics in, for example, co-packaged optics applications.

### ACKNOWLEDGMENT

We would like to acknowledge all unnamed Rockley employees who have contributed to the development of this technology.

#### References

- [1] [Online]. Available: http://www.qsfp-dd.com
- [2] [Online]. Available: http://www.osfpmsa.org
- [3] P. J. Winzer, D. T. Neilson, and A. R. Chraplyvy, "Fiber-optic transmission and networking: The previous 20 and the next 20 years," *Opt. Exp.*, vol. 26, no. 18, pp. 24190–24239, Sep. 2018. [Online]. Available: http://opg.optica.org/oe/abstract.cfm?URI=oe-26-18-24190
- [4] H. Yu et al., "400 Gbps fully integrated DR4 silicon photonics transmitter for data center applications," in *Proc. IEEE Opt. Fiber Commun. Conf.*, 2020, pp. 1–3. [Online]. Available: http://opg.optica.org/abstract. cfm?URI=OFC-2020-T3H.6
- [5] E. Timurdogan et al., "400G silicon photonics integrated circuit transceiver chipsets for CPO, OBO, and pluggable modules," in *Proc. IEEE Opt. Fiber Commun. Conf.*, 2020, pp. 1–3. [Online]. Available: http://opg.optica.org/ abstract.cfm?URI=OFC-2020-T3H.2
- [6] C. Xie et al., "Real-time demonstration of silicon-photonics-based QSFP-DD 400GBASE-DR4 transceivers for datacenter applications," in *Proc. IEEE Opt. Fiber Commun. Conf.*, 2020, pp. 1–3. [Online]. Available: http: //opg.optica.org/abstract.cfm?URI=OFC-2020-T3H.5
- [7] L. Deniel et al., "Dac-less PAM-4 generation in the O-band using a silicon Mach-Zehnder modulator," *Opt. Exp.*, vol. 27, no. 7, pp. 9740–9748, Apr. 2019. [Online]. Available: http://opg.optica.org/oe/ abstract.cfm?URI=oe-27-7-9740
- [8] J. Sun, R. Kumar, M. Sakib, J. B. Driscoll, H. Jayatilleka, and H. Rong, "A 128 Gb/s PAM4 silicon microring modulator with integrated thermooptic resonance tuning," *J. Lightw. Technol.*, vol. 37, no. 1, pp. 110–115, Jan. 2019.
- [9] S. Fathololoumi et al., "1.6Tbps silicon photonics integrated circuit for co-packaged optical-IO switch applications," in *Proc. IEEE Opt. Fiber Commun. Conf.*, 2020, pp. 1–3 [Online]. Available: http://opg.optica.org/ abstract.cfm?URI=OFC-2020-T3H.1
- [10] Y. Tong et al., "An experimental demonstration of 160-Gbit/s PAM-4 using a silicon micro-ring modulator," *IEEE Photon. Technol. Lett.*, vol. 32, no. 2, pp. 125–128, Jan. 2020.
- [11] D. Kong et al., "Intra-datacenter interconnects with a serialized silicon optical frequency comb modulator," *J. Lightw. Technol.*, vol. 38, no. 17, pp. 4677–4682, Sep. 2020.
- [12] J. Michel, J. Liu, and L. C. Kimerling, "High-performance Ge-on-Si photodetectors," *Nature Photon.*, vol. 4, no. 8, pp. 527–534, 2010.
- [13] S.A. Srinivasan et al., "60 Gb/s waveguide-coupled O-band GeSi quantumconfined Stark effect electro-absorption modulator," in *Proc. IEEE Opt. Fiber Commun. Conf. Exhib.*, 2021, pp. 1–3.
- [14] O. Ozolins et al., "100 GHz externally modulated laser for optical interconnects," J. Lightw. Technol., vol. 35, no. 6, pp. 1174–1179, Mar. 2017.

- [15] M. Theurer et al., "4 × 56 gb/s high output power electroabsorption modulated laser array with up to 7 km fiber transmission in L-band," J. Lightw. Technol., vol. 36, no. 2, pp. 181–186, Jan. 2018.
- [16] U. Troppenz, M. Theurer, M. Moehrle, A. Sigmund, M. Gruner, and M. Schell, "Uncooled 100 Gbd O-band EML for datacom transmitter arrays," in *Proc. IEEE Opt. Fiber Commun. Conf. Exhib.*, 2022, pp. 1–3.
- [17] D. Taillaert, H. Chong, P. I. Borel, L. H. Frandsen, R. M. De La Rue, and R. Baets, "A compact two-dimensional grating coupler used as a polarization splitter," *IEEE Photon. Technol. Lett.*, vol. 15, no. 9, Sep. 2003, Art. no. 82007.
- [18] A. J. Zilkie et al., "Multi-micron silicon photonics platform for highly manufacturable and versatile photonic integrated circuits," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8200713.
- [19] A. Moscoso-Mártir et al., "Hybrid silicon photonics flip-chip laser integration with vertical self-alignment," in *Proc. IEEE Conf. Lasers Electro-Opt. Pacific Rim*, 2017, pp. 1–4.
- [20] P. Srinivasan et al., "Hybrid O-band electro-absorption modulators on multi-micron waveguide silicon photonics platform for optical engine applications," in *Proc. IEEE 45th Eur. Conf. Opt. Commun.*, 2019, pp. 1–3.
- [21] H. Tuorila, J. Viheriälä, M. Cherchi, A. T. Aho, T. Aalto, and M. Guina, "Low loss GaInNAs/GaAs gain waveguides with U-bend geometry for single-facet coupling in hybrid photonic integration," *Appl. Phys. Lett.*, vol. 113, no. 4, 2018, Art. no. 041104, doi: 10.1063/1.5042813.
- [22] "IEEE standard for ethernet," [Online]. Available: https://standards.ieee. org/ieee/802.3/10422/
- [23] D. Feng, W. Qian, H. Liang, B. J. Luff, and M. Asghari, "High-speed receiver technology on the SOI platform," *IEEE J. Sel. Topics Quantum Electron.*, vol. 19, no. 2, Mar./Apr. 2013, Art. no. 3800108.
- [24] J. S. Levy et al., "High efficiency grating coupler for 3 μm SOI waveguides," in Proc. IEEE 9th Int. Conf. Group IV Photon., 2012, pp. 183–185.

Jacob S. Levy (Member, IEEE) received the M.S. and Ph.D. degrees in electrical and computer engineering from Cornell University, Ithaca, NY, USA, and the B.S.E degree in electrical and computer engineering from Duke University, Durham, NC, USA. In 2020, he joined Rockley Photonics, Pasadena, CA, USA, working on development of the DR4 PIC chipset. Prior to Rockley, he was with GM Cruise as development Lead of PIC based FMCW Lidar. He also held engineering positions with Mellanox Technologies/Kotura working on the design of passive components and modulators for  $4 \times 25$ Gb/s and  $4 \times 50$ Gb/s Tx PICs.

**Erman Timurdogan** received the B.Sc. degree in electrical and electronics engineering from the Koc University, Istanbul, Turkey, the M.Sc. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, USA. During his Ph.D. degree, he demonstrated ultra-low power 3D integrated silicon electronic-photonic communication links on 300 mm silicon-on-insulator wafers. He was the Director of photonics high-speed design with Rockley Photonics, Pasadena, CA, USA. Before joining Rockley, he was the Director Optical Communications Engineering with Analog Photonics, where he directed silicon photonics teams, leading layout, design and verification of silicon photonics process design kits (PDK) and commercializing of 400G DR4/FR4 datacenter trasnceiver chipsets. He has 15 granted patents and authored more than 75 peer-reviewed conference, journal publications which were cited more than 4000 times. He has three publications in Nature Publishing Group.

**Yu-Sheng Kuo** received the B.S. degree in atmospheric sciences from National Taiwan University, New Taipei, Taiwan, the M.S. degree in electrical engineering from Yale University, New Haven, CT, USA, and the Ph.D. degree in materials science from the University of California, Los Angeles, CA, USA. In 2021, he joined Rockley Photonics Inc., Pasadena, CA, USA, as a Senior Photonic Product Develeopment Engineer focusing on the development of high-speed characterization and test of Tx PICs. Prior to joining Rockley, he was a Senior Yield Analysis Engineer with Intel Inc., Santa Clara, CA, USA, focusing on ramping up multiple advanced-node logic products.

Gap Youl Lyu received the B.S., M.S., and Ph.D. degrees in physics from Sogang University, Seoul, South Korea. In 2021, he was a Technical Fellow of transceiver integration with Rockley Photonics, Pasadena, CA, USA. Prior to joining Rockley, he was the Senior Director of engineering with Cambridge Industries, where he developed 100 G/200 G/400 G PAM4-OSFP-DD transceivers, and a Senior Principal Engineer with Macom, where he developed fully automated manufacturing lines for 100G CWDM4 QSFP/TOSA/ROSA products with Fabrinet, Khlong Nueng, Thailand. As the CEO with Raybit Systmes Inc., he developed fully automated test systems for various high-speed optics transceiver manufacturers. In 2002, he was a Senior Design Engineer with OCP Inc., leading the design of XFP transcievers, and developed algorithms used in the manufacturing automation and characterization test stations. As a Member of Technical Staff with Agere Systems in 2001, he designed 2.5G and 10G optical transponders. In 1993, he was the 40G SDH Systems Development Project Manager with ETRI, Daejeon, South Korea. He holds 29 patents and 43 publications.

**Charles Tsai** received the B.S., M.S., and Ph.D. degrees in applied physics from the California Institute of Technology, Pasadena, CA, USA. Most recently, he was the Senior Director of active devices with Rockley Photonics Inc., Pasadena, CA, USA. Previously, he held technical positions spanning more than 26 years in photonics/silicon photonics including Emcore Corporation, Mellanox Technologies, HOYA Xponent, Xponent Photonics, Aonex Technologies, Agere Systems, Lucent Technologies, and Ortel Corporation.

Xuejin Yan received the Ph.D. degree from the Institute of Semiconductors, Chinese Academy of Science, Beijing, China. He has been active in the III-V compound semiconductor optoelectronics and silicon photonics field for more than 28 years, most recently with Rockley Photonics Inc. Before that, he was with Futurewei Technologies on high speed silicon photonics transceiver design, layout, and characterization for seven years with the Optical Transport Department. He was also with Futurewei Technologies Access Department on tunable transceiver for TWDMPON. He has invented intelligent and dynamic reconfigurable TWDMPON architecture. After his Ph.D. degree, he was a Postdoctoral Research Scientist with the University of California, Santa Barbara, Santa Barbara, CA, USA, working on tunable wavelength converter and later worked on 16 channel DBR laser array fabrication with APIC.

Harqkyun Kim received the B.S. and M.S. degrees in material science and engineering from the Seoul National University, Korea, and the Ph.D. degree in material science and engineering with a minor in solid-state physics from the University of California, Los Angeles, Los Angeles, CA, USA. In 2020, he joined Rockley Photonics, Pasadena, CA, USA, where he focuses on the characterization of DFB lasers, EAMs, RSOAs and PDs. Prior to Rockley, he was a Senior Staff Engineer with Emcore for process integration and qualification of InP-based BH-DFB lasers, MZM, Gain Chips, APDs, and PDs.

#### Cristian Stagarescu, deceased.

Kevin Meneou received the B.S., M.S., and Ph.D. in electrical engineering from the University of Illinois at Urbana-Champaign, Champaign, IL, USA. He is currently a Principal Engineer with Raytheon Intelligence and Space, responsible for producing microfabricated semiconductor components for space related equipement and sensors. He was a Senior Photonics Product Development Engineer with Rockley Photonics Inc. Pasadena, CA, USA, where he focused on the transfer to production, yield improvement and qualification of receiver PICs. Prior to Rockley, he was a Staff MEMS Engineer with Knowles, Itasca, IL, USA, responsible for interactions with foundry partners to develop MEMS transducers and microphones.

Abu Thomas received the Ph.D. degree in applied physics from Universitaet Paderborn, Paderborn, Germany. In 2018, he joined Rockley Photonics Inc., Pasadena, CA, USA, as a Senior Photonics Design Engineer, responsible for design of passive silicon photonics components and Si to III-V coupling interfaces. He is currently a Senior Staff Engineer with Rockley focusing on long-wavelength laser design for sensor applications. Prior to Rockley, he was a Photonics Design Engineer with Global Foundries, Malta, NY, USA, contributing to the 45SPCLO platform developement. His Ph.D. work focused on quantum optics, and he held a Postdoctoral Research Position with Boston University, Boston, MA, USA, and Northwestern University, Evanston, IL, USA, in the same field.

**Ioannis Fragkos** received the B.S. degree in physics and the M.S. degree in opto-microelectronics from the Department of Physics, University of Crete, Rethymno, Greece, and the Ph.D. degree in electrical engineering from Lehigh University, Bethlehem, PA, USA, in 2019. His Ph.D. work focused on the development of high efficiency III-V visible light emitters. From 2012 to 2013, he was a Research Fellow with UNINOVA-Institute for the Development of New Technologies, Lisbon, Portugal, where he was working on the development of transparent conductive oxides for applications in transparent electronics. From 2019 to 2022, he was a Senior Laser Design Engineer with Rockley Photonics Inc., Pasadena, CA, USA, where he was responsible for the design of III-V based active devices for datacom and sensing applications. He is currently a Lead Engineer with Coherent Corp, Fremont, CA.

**Geoffrey Sitwell** received the B.Sc. and M.Sc. degrees in physics from the University of Lethbridge, Lethbridge, AB, Canada, in 2016 and 2019, respectively. In 2019, he joined Rockley Photonics Inc., Pasadena, CA, USA, as a Product Engineer with primary focus on automated optical inspection of photonic wafers.

Andrea Trita received the Ph.D. degree in electrical engineering from The University of Pavia, Pavia, Italy, in 2009, where he worked on semiconductor lasers and nonlinear optics using silicon photonic waveguides. From 2011 to 2014, he was with the Photonics Research Group, Ghent University, Ghent, Belgium, and associated lab IMEC, as a Postdoctoral Researcher working on integrated silicon photonic FBG interrogators. In 2014, he joined Rockley Photonics Inc., Pasadena, CA, USA.

Yangyang Liu received the Ph.D. degree in electrical engineering from the University of Colorado, Boulder, Boulder, CO, USA, in 2018. From 2017 to 2020, he was with Rockley Photonics, Pasadena, CA, USA, as a Design Engineer, with a primary focus on passive components. She is currently a Design Engineer with Aeva Inc.

Melissa Ziebel received the M.S. degree in physics from the Delft University of Technology, Delft, The Netherlands, and École Polytechnique/Institut d'Optique Graduate School, Palaiseau, France, and the Ph.D. degree from the University of Paris-Sud, Paris, France, and In 2015, he joined Rockley Photonics Inc., Pasadena, CA, USA. He is currently a Principal Technical Manager, R&D after serving as PIC Lead with Rockley for the 100G chipsets. Prior to Rockley, he was a CNRS Postdoctoral Researcher with Institut d'Optique Graduate School, where she worked on quantum cryptography on Silicon Project, to demonstrate theoretically and experimentally the possibility to integrate a proprietary technology for Quantum Key Distribution (QKD) on a silicon photonics chip.

Jerry Byrd received the B.S. degree in electrical engineering from the University of California, Los Angeles, Los Angeles, CA, USA. In 2015, he joined Rockley Photonics Inc., Pasadena, CA, USA, as a Manager Packaging Engineering, and has since joining also held roles of Director Product Engineering Comms, and the Director of Test Operations. Prior to joining Rockley, he was the Director of a photonic microwave oscillator, and numerous other research projects. He was also a Technical Manager for Xponent Photonics, where he led the development of a surface mount laser, and low-cost packaging for FTTx transceivers, and was responsible for developing numerous FTTx transceiver reference designs to support customer evaluations. He has more than 20 years in the photonics industry, with contributions in packaging, electrical design, test and project

**Sven Steinbach** received the M.Eng. degree in electronics and microsystems from the University of Applied Science, Regensburg, Germany. In 2018, he joined Rockley Photonics Ltd. in South Wales (U.K.), where he is responsible for chip integration and packaging for silicon photonics.

**Bruce Chou** received the Ph.D. degree in electrical engineering from Georgia Tech, Atlanta, GA, USA, in 2016. His Ph.D. work focused on advanced packaging of optoelectronic components. In 2016, he joined Rockley Photonics Inc., where he is currently a Senior Staff Engineer developing packaging solutions for datacom, sensors, and automotive markets using the Rockley silicon photonic PICs.

**William Vis** received the B.S. and M.S. degree in material science and engineering from the Georgia Institute of Technology, Atlanta, GA, USA. In 2019, he joined Rockley Photonics Inc., where he is currently a Senior Packaging Materials Engineer focusing on integration and test automation.

Arin Abed received the M.S. degree in electrical engineering from California State University, Los Angeles, Los Angeles, CA, USA, specializing in control and system engineering. In 2016, he joined Rockley Photonics Inc. where he is currently a Senior Photonics Packaging Engineer, focusing on development of passive and active fiber attachment processes and terminations. Prior to Rockley, he was with Kotura Inc./Mellanox as a Packaging Process Engineer.

Young Kwon received the B.S. degree in electrical engineering from Hongik University, Seoul, South Korea, and the Ph.D. degree in electrical engineering from The University of Texas, Arlington, Arlington, TX, USA. From 2019 to 2022, he was a Staff High-Speed Photonic Device Engineer with Rockley Photonics Inc., responsible for the design and modeling of high-speed photodiodes and electroabsorption modulators. Prior to Rockley, he was with Lightwave Logic developing high-speed polymer-based modulators.

**Henri Nykänen** received the M.Sc. degree from the Helsinki University of Technology (HUT), Espoo, Finland, in 2008, and the D.Sc. degree from Aalto University, Espoo, in 2013. Between 2008 and 2013, he was with Aalto University/HUT, main research topic being GaN based blue/UV LED technology with 15 publications. Later moving to the private sector, he has been with Rockley Photonics Oy since 2015, with leading expertise in silicon photonics processing.

Shih-Han Lo received the Ph.D. degree in materials and engineering from Northwestern University, Evanston, IL, USA. In 2019, she was a Senior Process Engineer with Rockley Photonics Ltd., is focusing on optical circuit fabrication and process optimization. She has more than ten years of experience in silicon process development and yield improvement.

**Janne Ikonen** received the M.Sc. degree in electrical engineering from the Helsinki University of Technology, Espoo, Finland, in 2004. In 2018, he joined Rockley Photonics Oy, and is currently a Senior Process Engineer focusing on process development and integration for optical circuits. He has more than 15 years experience in MEMS and silicon photonics processing.

**Juha Larismaa** received the M.Sc. degree in material science from the Helsinki University of Technology, Espoo, Finland, in 2007. In 2017, he was a Senior Yield Engineer with Rockley Photonics Oy, focusing on process development and integration for optical circuits. He has more than ten years experience in MEMS and silicon photonics processing.

**John Drake** received the B.Sc. degree in applied physics and microelectronics from the University of Northumbria, Newcastle upon Tyne, U.K., in 1994, and the MBA degree from the University of Bath, Bath, U.K. in 2002. In 2015, he joined Rockley Photonics Ltd., and is focused on process development and integration for fabrication of optical circuits. He has more than 20 years experience in the fields of micromachining and silicon photonics processing.

**Cyriel Minkenberg** received the M.Sc. and Ph.D. degrees in electrical engineering from the Eindhoven University of Technology, Eindhoven, The Netherlands. He is currently responsible for Product Line Management with Lumiphase AG. Previously, he was a System Architect and Product Manager with Rockley Photonics, and a Research Staff Member with IBM Research Zurich. Albert Benzoni received the B.S. and M.S. degree in mechanical engineering from the State University of New York at Buffalo, Buffalo, NY, USA, and the second M.S. degree in electrical engineering from Lehigh University, Bethlehem, PA, USA. . In 2018, he joined Rockley Photonics Inc., as the VP, and since 2021, has been the SVP of silicon photonics engineering leading the company's growth in the engineering of silicon PIC and III-V device design and integration, including packaging, test, and reliability. Prior to joining Rockley, he was the VP Engineering of silicon photonics development with Mellanox Technologies (acquired by Nvidia). He has held key leadership roles with Hoya Xponent (acquired), including VP of engineering, VP of strategic development, and VP of business development. Earlier in his career, he held the role of Senior Technical Manager with Lucent Technologies, and was the Director OE Module Engineering with Ortel (acquired by Lucent). He began his career as a Member of Technical Staff for AT&T Bell Labs. Al brings more than 30 years of industry, technical, and leadership experience in silicon photonics and OE engineering and holds more than 20 U.S. issued patents and corresponding international patents. He has authored or coauthored multiple industry papers, presented short courses, and has been an invited speaker at industry events.

Thomas Schrans (Senior Member, IEEE) received the M.S. degree in electrical engineering from the University of Gent, Ghent, Belgium, and the second M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA. He has been active in the fiberoptic, optical interconnect and photonics industry for more than 30 years, most recently with Rockley Photonics Inc., which he joined in 2014 as the Director of product development, spear-heading co-packaged-optics demonstrated at OFC2018. Since December 2017, he has been the position of the Director of advanced technology, and VP of advanced technology since 2021, where he leads the technology development for future generation products. Prior to joining Rockley Photonics, he was the VP of technology and advanced product development, Co-founder and a Member of the Board of Directors with Kaiam Corporation, a venture backed private company pioneering and commercializing hybrid photonic integrated circuits as multi-wavelength high speed optical transceivers. He has held positions with IBM Research, Ortel Corporation, Lucent Technologies, Agere Systems, Emcore, Optical Communication Products Inc., Oplink, and Santur Corporation as a Technical Contributor and Technical Management. At Santur corporation, he managed the development of the pioneering 10x10Gb/s CFP for 100 G Ethernet, demonstrated at ECOC08. He has been an active participant in various industry standard organizations (IEEE802.3) and MSAs, holds more than 20 patents and more than 25 peer reviewed publications. He is a Senior Member of the Optica. From 2016 to 2019, he was an OFC sub-committee Member for Active Devices, serving as sub-committee Chair in 2019. From 2018 to 2019, he was a Technical Committee Member of IEEE Optical Interconnect Conference. He was the Guest Editor of IEEE JOURNAL OF LIGHTWAVE TECHNOLOGY Special Issue on Optical Interconnect, published in July 2020.

Andrew Rickman OBE. received the Mechanical Engineering degree from Imperial College, London, U.K., and the Ph.D. degree in silicon photonics from Surrey University, Guildford, U.K., an MBA degree from Cranfield University, Cranfield, U.K., and honorary doctorates from Surrey, Edinburgh, Napier and Kingston University. He is the Founder and Chief Executive Officer of Rockley Photonics Ltd. He is a leading proponent of silicon photonics and has led innovation in many aspects of photonics technologies. He was previously the Founder, Chief Executive Officer, and Chairman of Bookham Technology and grew the company to become a FTSE100 business. In 2009, Bookham, renamed Oclaro, became one of the world's largest fiber optics telecom component producers. Oclaro is now part of Lumentum. More recently, he was the Chairman of Kotura Inc., a leader in the field of silicon photonics for fiber optic communications. He was instrumental in Kotura's development and its sale to Mellanox Technologies Ltd. in 2013. He is a Chartered Engineer and Fellow of the Royal Academy of Engineering and the Institute of Physics. He was the recipient of an OBE in the Queen's Millenium Honours List for services to the telecommunications industry and a winner of the prestigious Royal Academy of Engineering Silver Medal for his outstanding contribution to British Engineering.