Design of Leading Zero Counters on FPGAs

Stefania Perri, Senior Member, IEEE, Fanny Spagnolo, Member, IEEE, Fabio Frustaci, Senior Member, IEEE, and Pasquale Corsonello, Member, IEEE

Abstract—This letter presents a novel leading zero counter (LZC) able to efficiently exploits the hardware resources available within state-of-the-art FPGA devices to achieve high speed performances with limited energy consumption. Postimplementation results, obtained for operands bit-widths varying between 4- and 64-bit, demonstrate that the new design improves its direct competitors in terms of occupied lookup tables (LUTs), power consumption and computational speed. As an example, when implemented using the Xilinx Artix-7 xc7a100tcsg324 device, the new 64-bit LZC utilizes up to 36% less LUTs, dissipates up to 2.8 times lower power and is up to 20% faster than state-ofthe-art counterparts.

Index Terms—Digital circuits, field-programmable gate arrays (FPGAs), leading zero counting (LZC).

I. INTRODUCTION

FFICIENT hardware implementations of leading zero counters (LZCs) are required in several applications, like the floating-point arithmetic computations $[1]$, $[2]$, the conversion of floating-point data to other formats [3], the design of mixed-precision computational units [4], the quantization of Deep Neural Networks (DNNs) [5] and the probabilistic approximate computing [6], just to cite some representative examples. FFICIENT hardware implementations of le
counters (LZCs) are required in several a
like the floating-point arithmetic computation
the conversion of floating point data to other form

In recent years, field-programmable gate arrays (FPGAs) have evolved into hardware implementation platforms adequate to support the computational demands of the above cited applications. On the one hand, many researchers focus their furnishes $V = 0$ with $Z_{(2,0)} = 110$. efforts towards the design of complex computational data-paths Several methods exist to determine the leading zero count. In [7], [8], while on the other hand it is of interest to design basic computational modules, such as adders [9], multipliers [10] and LZCs [11], [12]. Typically, novel complex data-paths are designed to utilize the advanced resources on-chip available within an FPGA device, such as digital signal processors (DSPs) and intellectual property (IP) cores, in the best possible manner. On the contrary, to make gate-level innovative designs

Manuscript received……., accepted ….. Date of publication ….. date of current version ...

The work of Fanny Spagnolo was supported by "PON Ricerca & Innovazione - Ministero dell'Università e della Ricerca (Grant 1062 R24 INNOVAZIONE).

(Corresponding author: Stefania Perri).

Stefania Perri is with the Department of Mechanical, Energy and Management Engineering, University of Calabria, 87036 Rende, Italy (e-mail: s.perri@unical.it).

Fanny Spagnolo, Fabio Frustaci and Pasquale Corsonello are with the Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, 87036 Rende, Italy (e-mail: f.spagnolo@dimes.unical.it; f.frustaci@dimes.unical.it; p.corsonello@unical.it).

effective, basic computational modules are designed to use the logic resources based on lookup tables (LUTs), fast carrychains and flip-flops (FFs) as efficiently as possible.

This letter presents a new FPGA-based design for LZCs. The architecture here described utilizes LUTs more efficiently than previous designs demonstrated in [11]-[12] and exhibits significantly reduced hardware resources requirement, power consumption and computational delay. This is a graceful result, given that, as a part of the critical computational path, the LZC can contribute up to 30% to the worst-case delay of a floatingpoint unit [13] and up to 15% to the resources utilization [14].

The new LZCs have been implemented and evaluated using the Xilinx Artix 7-series xc7a100tcsg324 [15] and the Altera Cyclone 10 LP 10CL006YE144A7G [16] devices. In both the cases, obtained results clearly show the benefit of the proposed approach over its competitors.

II. BACKGROUND AND RELATED WORKS

An LZC is a basic computational module able to count the number of consecutive zeros (or ones) within a binary input, starting from its most significant bit (MSB). When an n -bit binary number $A_{(n-1:0)}$ is processed, the LZC provides $log_2(n)$ + se the
carry-
LZCs.
i.ently
khibits
power
result,
e LZC
aating-
[14].
using
Altera
the the
posed
thera
the posed
 $\ln h$ the
 $\ln h$ the input,
 $\ln h$ -bit
 (n) +
all the sull the sull the
sull the posed
all the sull the sull t 1 output bits, one of which (typically called V) flags that all the n input bits are equal to zero, while the remaining bits (usually named $Z_{(\log_2 n - 1:0)}$) represent the number of counted zeros. As an example, in the case of the 8-bit input $A=00000011$, an LZC uran previous uses gives during the trial control of the rigid and provided in a properties can contribute up to 30% to the worst-case delay of a floating-point unit [13] and up to 15% to the restance collapsion and comp

the following, we refer to the FPGA-based implementations [11]-[12] and to the approach presented in [17], that being originally developed for ASIC designs, was replicated in FPGA to extend the comparison with the new method. The basic logic exploited in [11], [12] and [17] for the design of 8-bit LZCs is summarized in the truth table of Fig. 1. Wider leading zero

	$[11]$ and $[17]$	$[12]$	New
$A_7A_6A_5A_4A_3A_2A_1A_0$	\bar{V} $\overline{Z_2}$ $\overline{Z_1}$ $\overline{Z_0}$	$VZ_2 Z_1 Z_0$	$VZ_2 Z_1 Z_0$
$0\quad 0$ Ω Ω Ω Ω θ	$0\quad 0$ Ω Ω		θ
θ θ Ω Ω 0 Ω θ	$\overline{0}$ $\overline{0}$ Ω	0	Ω
Х 0 Ω 0 Ω Ω	Ω θ	Ω 0	θ θ
X X Ω $^{(1)}$ θ	θ θ	Ω 0	0
X X X θ θ θ	$\mathbf{0}$	θ θ 0	$\mathbf{0}$ Ω 0
X X X X Ω Ω	θ $\overline{0}$	θ θ	θ θ
X X X X X θ	$\mathbf{0}$	Ω θ $^{(1)}$	θ Ω Ω
X X X X X X θ	θ	$\overline{0}$ θ Ω	θ Ω θ
X X X X X X X		$\overline{0}$ $\overline{0}$ $\overline{0}$ 0	$\overline{0}$ $0\quad 0$ Ω
'X' stay for <i>don't care</i>			

Fig. 1. Truth tables of several 8-bit LZCs.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

counters are implemented by combining several instances of the 8-bit LZC into a hierarchical structure, as shown in Figs. 2a and 2b for the 32-bit LZCs presented in [11], [12] and [17],

Fig. 3. The new 8-bit LZC: (a) the logic; (b) the LUTs usage.

respectively. It is worth noting that [11] and [17] use the same hierarchical structure, but, as depicted in the insets of Fig. 2a, their 8-bit LZCs employ quite different logics, that obviously lead to different hardware characteristics. From Figs. 1 and 2b it can be observed that the logic implemented in [12] is completely different from [11] and [17] in both the 8-bit LZC and in the construction of wider LZCs. Indeed, it computes the direct outputs V and $Z_{(2:0)}$ instead of their inverses \bar{V} and $\overline{Z_{(2:0)}}$. Such a logic has been purposely tailored to the Xilinx's FPGA fabric available in the series 7 devices [15].

As an alternative to the above architectures, the fast carrychains (FC) available within modern FPGA devices may be exploited as shown in [18]. For purposes of comparison, also FC-based LZCs are characterized in the following.

III. THE PROPOSED DESIGN

This Section introduces the new approach here proposed to design LZCs on FPGAs. It differently treats the condition in which all the input bits are equal to zero, based on the consideration that when $V=1$ the count value Z does not matter at all. However, if a specific value of Z is required in such case, the proposed approach does not require much different additional logic as that required by traditional approaches. With respect to the previously described designs, the proposed method exploits a different granularity. In fact, it uses the 2-bit LZC, instead of the 8-bit one, as the basic block. Consequently,

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

it requires deeper hierarchical architectures to construct wider LZCs. As shown in the following, these choices lead to a LUTs utilization more efficient than [11], [12] and [17], even without applying any optimization process to keep a specific device structure into consideration. Fig. 3a shows the hierarchical structure of the new 8-bit LZC based on two instances of the 4 bit LZC, each being in turn constructed using two instances of the basic 2-bit block whose outputs are combined by four auxiliary gates. The same auxiliary logic is utilized to construct the 8-bit LZC by combining the results obtained from two 4-bit LZCs, and so on for even wider operands. In this paper, n -bit LZCs have been designed and characterized, with n varying from 4 to 64. The *n*-bit LZC consists of $log_2(n)$ hierarchical calculate Z_2^1 ; (4), with $l =$ levels. The first one is composed by $\frac{n}{2}$ instances of the 2-bit LZC $Z^1 - \frac{n}{V^0}$, $Z^0 + V^0$. > REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

and if requires deeper hierarchical architectures to construct wider applying, in order: (4), with *I*=2 and *i*=0; (3), with *I*=2 and *i* MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

urs to construct wider

enbicsies lead to a LUTs

in ender (1), with $j=2$ and $j=0$; (3), with $j=1$ and

and [17], even without

seep a specific device
 $Z_2^2 = V_1^1 = V$ > REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

it requires deeper hierarchical architectures to construct wider applying, in order: (4), with $l=2$ and $i=0$; (3), with

1.7.Cs. As show MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <3

sto construct wider

applying, in order: (4), with $l-2$ and $i-0$; (3), with $l-1$ and
 $|I|T|$, see without
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \$ > REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EI

it requires deeper hierarchical architectures to construct wider applying, in order: (4), with $l = 2$ and

LIZCs. As shown in the following, t *l*-th subsequent level, with $l = 1, ..., \log_2(n) - 1$, implements
(3)-(5), with $i = 0, ..., \frac{n}{2^{l+1}} - 1$ and $x = 0, ..., l - 1$. ACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

as deeper hierarchical architectures to construct wider

a sphying, in order: (4), with 1 2 and 1 0; (3), with 1-1 and

shown in the following, s deeper hierarchical architectures to construct wider

applying, in order: (4), with $l=2$ and

an more efficient than [11], [12] and [17], even without

an more difficient than [11], [12] and [17], even with the main co shown in the following, these choices lead to a LUTs

more efficient than [11, [12] and [17], even without

my optimization process to keep a specific device
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0$

my optimization. Fig. 3a shows the in the following, these choices lead to a LUTs

efficient than [11], [12] and [17], even without $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_8}$

orisinization process to keep a specific device

somewhelt LZC based on two i not consideration. Fig. jarding [17], becoming the specific dividend the properties that the new 8-bit LZC based on two instances of the 4 (3) and (4), with $l-2$ and $i-2$ and $i-2$ and $i-2$ and $i-2$ and $i-2$ and $i-2$ nto consideration. Fig. 3a shows the hierarchical

of the new 8-bit LZC based on two instances of the 4

of the new 8-bit LZC based on two instances of $V_6^2 = V_0^2 \cdot V_1^2 = V_0^0 \cdot V_1^0 = V_0^0 \cdot V_1^0 = Z_0^1$

2. C by combin ion. Fig. 3a shows the hierarchical

in LC bosts control is $\frac{1}{2}$ in the solution of the distance of the 4

in constructed using two instances of

in constructed using two instances of
 $V_6^2 = V_0^2 \cdot V_1^2 \cdot V_2^2 = V_2^$ I. Fig. 3 a shows the hierarchicala
 $\frac{1}{4}$ and $\frac{1}{4}$ b and $\frac{1}{4}$ b computes $V_0^2 + V_1^2 - V_0^3 + V_1^2 - V_0^3 + V_1^4$. Then is obtained by proping, ord

constructed using two instances of $V_0^2 = V_0^1 \cdot V_1^2 = V_0$

$$
V_j^0 = \overline{A_{2j+1} + A_{2j}} = \overline{A_{2j+1}} \cdot \overline{A_{2j}}
$$
 (1)

$$
Z_j^0 = A_{2j+1} \cdot A_{2j} \tag{2}
$$

$$
V_i^l = V_{2i}^{l-1} \cdot V_{2i+1}^{l-1} \tag{3}
$$

$$
Z_{l+i \cdot 2^{l}}^{l} = V_{1+2i}^{l-1} \tag{4} \qquad \qquad Z_{1}^{2} = \overline{V_{1}^{1}} \cdot Z_{3}^{1} + \overline{V_{2}^{1}} \cdot Z_{4}^{1}
$$

$$
Z_{x+i\cdot 2^l}^l = \overline{V_{1+2\cdot l}^{l-1}} \cdot Z_{x+i\cdot 2^l+2^{l-1}}^{l-1} + V_{1+2\cdot i}^{l-1} \cdot Z_{x+i\cdot 2^l}^{l-1} \qquad (5) \qquad \qquad = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_3} \, .
$$

It is worth underlining that the proposed 8-bit LZC complies with the third column of the truth table shown in Fig. 1. In fact, in the proposed logic, the case of all zero bits causes the flag V and the output bits $Z_{(\log_2(n)-1:1)}$ to be asserted, while Z_0 is (4) in the third merarchical ever, two zeroed. This behavior allows simplifying the overall logic.

The proposed LZCs have been described using the Very High-Speed Integrated Circuits Hardware Description Language (VHDL) to be then synthesized and implemented within a FPGA device. Fig. 3b shows how the VHDL description of the proposed 8-bit LZC can be implemented within only three 6-input LUTs. The LUT L0 is configured to perform in parallel the 5-input and the 4-input logic functions producing V_0^2 and Z_0^1 . Analogously, L1 computes the signals Z_0^2 consumption (E). Table I summarizes p and Z_2^2 by means of the 5- and the 4-input LUTs, respectively. results obtained i Finally, L2 is configured as one 6-input LUT to compute Z_1^2 . The logic functions implemented in each LUT are obtained as follows:
 $2\frac{7}{2}$ is computed by L1 as given in (6), which is obtained by designs [11], [12]

Fig. 4. The new 16-bit LZC.

applying, in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and $i=0$; (1), with $j=2, 3$. TO EDIT) <
 $=$ 2 and *i*=0; (3), with *l*=1 and
 $\frac{1}{A_7} \cdot \frac{1}{A_6} \cdot \frac{1}{A_5} \cdot \frac{1}{A_4}$ (6)

obtained by applying, orderly:

(1), with *j*=0, 1.
 $= Z_2^2 \cdot \frac{1}{A_3} \cdot \frac{1}{A_2} \cdot \frac{1}{A_1} \cdot \frac{1}{A_0}$ (7)

n in (8a) n fully edited and

EDIT) <

and $i=0$; (3), with $l=1$ and
 $\overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ined by applying, orderly:

with $j=0, 1$.
 $\overline{A_2^2} \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

(8a) that comes from: T) <
 $=0$; (3), with $l=1$ and
 $\overline{A_5} \cdot \overline{A_4}$ (6)

by applying, orderly:
 $j=0, 1$.
 $\overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

that comes from: (5),

$$
Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}
$$
 (6)

is eathor's version which has not been fully edited and

EDI 10.1109/LES.2022.3217861

in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and

with $j=2$, 3.
 $\frac{2}{2} = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \over$ "s version which has not been fully edited and

1109/LES.2022.3217861

Ler: (4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $=2, 3$.

 $\frac{1}{1} = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

 $\frac{2}{1}$ by (which has not been fully edited and
 $\frac{3}{2}$
 HERE TO EDITION > $\frac{1}{2}$
 $\text{with } l=2 \text{ and } i=0; (3), \text{ with } l=1 \text{ and}$
 $\frac{1}{2}V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

that is obtained by applying, orderly:
 $\frac{1}{2}$ $\$ ERE TO EDIT) <

3.3217861

ith $l=2$ and $i=0$; (3), with $l=1$ and
 $\frac{0}{3} = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

at is obtained by applying, orderly:
 $=0$; (1), with $j=0$, 1.
 $\cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2$ $Z_2^2 = V_1^4 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

- L0 computes V_0^2 by (7) that is obtained by applying, orderly: (3) and (4), with $l=2$ and $i=0$; (1), with $j=0, 1$.

$$
V_0^2 = V_0^1 \cdot V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}
$$
 (7)
- Z_0^1 is computed by L0 as given in (8a) that comes from: (5),

This is the author's version which has not been fully edited and

(DOUBLE-CLICK HERE TO EDIT) <
 3

(DOUBLE-CLICK HERE TO EDIT) <
 1
 $2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)
 $Z_2^2 = V_1^1 = V$ author's version which has not been fully edited and
 $0.110.1109/LES.2022.3217861$
 $1.01109/LES.2022.3217861$
 $1.01109/LES.2022.3217861$
 $1.01109/LES.2022.3217861$
 $1.01109/LES.2022.3217861$
 $1.01109/LES.2022.3217861$
 1 ors version which has not been fully edited and

0.1109/LES.2022.3217861
 $\text{rder: } (4)$, with $l=2$ and $i=0$; (3), with $l=1$ and
 $j=2, 3$.
 $V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)
 V_0^2 by (7) which has not been fully edited and
 $z.2022.3217861$
 \therefore ALERE TO EDIT) <
 \therefore HERE TO EDIT) <
 \therefore $V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)
 \therefore that is obtained by applying, orderly:
 \therefore $V_1^0 \cdot Z$ has not been fully edited and

3217861

th $l=2$ and $i=0$; (3), with $l=1$ and
 $0^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

t is obtained by applying, orderly:
 $=0$; (1), with $j=0$, 1.
 $\cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot$ 17861

17861

17961

1796 2)IT) <

3

2)IT) <
 $i = 0$; (3), with $l = 1$ and
 $\frac{1}{6} \cdot \overline{A}_5 \cdot \overline{A}_4$ (6)

ed by applying, orderly:
 $\overline{A}_3 \cdot \overline{A}_2 \cdot \overline{A}_1 \cdot \overline{A}_0$ (7)

a) that comes from: (5),

ith $j=0, 1$. Then, Z_0^2 is

is obtained IT) <
 $i=0$; (3), with $l=1$ and
 $\cdot \overline{A_5} \cdot \overline{A_4}$ (6)

d by applying, orderly:
 $h j=0, 1$.
 $\overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

) that comes from: (5),
 $h j=0, 1$. Then, Z_0^2 is

s obtained by applyin 3

(3), with $l=1$ and
 $\cdot \overline{A_4}$ (6)

applying, orderly:

0, 1.
 $\overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

t comes from: (5),

0, 1. Then, Z_0^2 is

ained by applying:

1 $l=1$, $x=0$, $i=1$, to

1 (2), with $j=2$, 3. 3
with $l=1$ and
(6)
ying, orderly:
 $\frac{1}{A_1} \cdot \frac{1}{A_0}$ (7)
nes from: (5),
. Then, Z_0^2 is
d by applying:
, $x=0$, $i=1$, to
, with $j=2, 3$. with $l=1$, $x=0$, $i=0$; (1) and (2), with $j=0$, 1. Then, Z_0^2 is $\frac{2}{15}$ provided by L1 as shown in (8b) that is obtained by applying: (5), with $l=2$, $x=0$ and $i=0$; again (5), with $l=1$, $x=0$, $i=1$, to calculate Z_2^1 ; (4), with $l=2$ and $i=0$; (1) and (2), with $j=2, 3$. ^ଵ = ଵ BLE-CLICK HERE TO EDIT) <

in order: (4), with *l* =2 and *i*=0; (3), with *l*=1 and

with *j* =2, 3.
 $\frac{2}{2} = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A}_7 \cdot \overline{A}_6 \cdot \overline{A}_5 \cdot \overline{A}_4$ (6)

tuts V_0^2 by (7) that is obtained by applying LE-CLICK HERE TO EDIT) <

order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $h j=2, 3$.
 $= V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)
 V_0^2 by (7) that is obtained by applying, orderly:

with l ES.2022.3217861

(4), with *l*=2 and *i*=0; (3), with *l*=1 and

3.
 $V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

(7) that is obtained by applying, orderly:

2 and *i*=0; (1), with *j*=0, 1.

1.

5. V_2^0 2022.3217861

1. HERE TO EDIT) <

3

1. with $l=2$ and $i=0$; (3), with $l=1$ and
 $l \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

that is obtained by applying, orderly:
 $\overline{M} = 0$; (1), with $j=0, 1$.
 $V_1^0 \cdot Z$ 8217861

RE TO EDIT) <
 $\frac{1}{2}$ and $i=0$; (3), with $l=1$ and
 $\frac{1}{2} = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

t is obtained by applying, orderly:
 -0 ; (1), with $j=0, 1$.
 $\cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \$ DIT) <
 $1 i=0$; (3), with $l=1$ and
 $\frac{1}{6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ed by applying, orderly:

th $j=0, 1$.
 $\cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

a) that comes from: (5),

ith $j=0, 1$. Then, Z_0^2 is

is 3
 \lt
 $\frac{1}{5} \cdot \overline{A_4}$ (6)

y applying, orderly:

=0, 1.
 $\cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

at comes from: (5),

=0, 1. Then, Z_0^2 is

tained by applying:

th $l=1$, $x=0$, $i=1$, to

ad (2), with $j=2$, 3.
 3

, with *l*=1 and
 $\frac{1}{4}$ (6)

olying, orderly:
 $\cdot \overline{A_1} \cdot \overline{A_0}$ (7)

omes from: (5),

1. Then, Z_0^2 is

ed by applying:

:1, $x=0$, *i*=1, to

(2), with *j*=2, 3.
 $\overline{A_1} \cdot A_0$ (8a)
 $\overline{A_1} \cdot A_0$ (8a R (DOUBLE-CLICK HERE TO EDIT) <

9 (plying, in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and
 -0 ; (1), with $j=2, 3$.
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

0 computes V_0^2 by JBLE-CLICK HERE TO EDIT) <

3

in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and

with $j=2$, 3.
 $K_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

utes V_0^2 by (7) that is obtained by appl LE-CLICK HERE TO EDIT) <

a order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and

ith $j=2, 3$.
 $= V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ss V_0^2 by (7) that is obtained by applying, orderly:
 LICK HERE TO EDIT) <

∴ (4), with *l* =2 and *i*=0; (3), with *l* =1 and

3.3.
 $V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

y (7) that is obtained by applying, orderly:

=2 and *i*=0; (1), with *j*=0, 1.
 28. HERE TO EDIT) <

3

4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $\frac{V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

(7) that is obtained by applying, orderly:

and $i=0$; (1), with $j=0, 1$.
 $\frac{0}{0} \cdot V_$ 0 EDIT) <

2 and *i*=0; (3), with *l*=1 and
 $\frac{1}{7} \cdot \overline{A}_6 \cdot \overline{A}_5 \cdot \overline{A}_4$ (6)

tained by applying, orderly:

0), with *j*=0, 1.
 $z \overline{Z}_2^2 \cdot \overline{A}_3 \cdot \overline{A}_2 \cdot \overline{A}_1 \cdot \overline{A}_0$ (7)

in (8a) that comes from: (5), EDIT) <

and $i=0$; (3), with $l=1$ and
 $\overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ined by applying, orderly:

with $j=0, 1$.
 $\frac{r_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

(8a) that comes from: (5),

with $j=0, 1$. T 3

∴ (3), with $l=1$ and

∴ $\overline{A_4}$ (6)
 $\overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

at comes from: (5),

=0, 1. Then, Z_0^2 is

tained by applying:

h $l=1$, $x=0$, $i=1$, to

d (2), with $j=2, 3$.
 $\overline{A_2} \cdot \overline{A_1} \cdot A_0$ 3

(b), with $l=1$ and
 $\frac{1}{4}$ (6)

plying, orderly:
 $\cdot \overline{A_1} \cdot \overline{A_0}$ (7)

omes from: (5),

1. Then, Z_0^2 is

ed by applying:
 $=1, x=0, i=1, \text{ to}$

2), with $j=2, 3$.
 $\overline{A_1} \cdot A_0$ (8a)
 $\overline{A_1} \cdot A_0$ (8a 3
 $l=1$ and

6)

(6)

(7)

com: (5),

com: (5),

com: (5),

en, Z_0^2 is

applying:

0, $i=1$, to
 $1j=2, 3$.

(8a)

2 $\frac{1}{6}$ = (8b)

20

(8b)

20

(8b)

20

20

20

20

30

30

30

30

30

30

40

40

40

40

40

40 BER (DOUBLE-CLICK HERE TO EDIT) <

applying, in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $i=0$; (1), with $j=2, 3$.
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

L0 computes V_0^2 BLE-CLICK HERE TO EDIT) <

1 order: (4), with *l*=2 and *i*=0; (3), with *l*=1 and

ith *j*=2, 3.

= $V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

es V_6^2 by (7) that is obtained by applying, orderl CK HERE TO EDIT) <

(4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

(7) that is obtained by applying, orderly:

2 and $i=0$; (1), with $j=0, 1$.
 $V_0^0 \cdot V_1^0 \cdot Z$ HERE TO EDIT) <

3

with $l=2$ and $i=0$; (3), with $l=1$ and
 $V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

that is obtained by applying, orderly:
 $d i=0$; (1), with $j=0, 1$.
 $I_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_$ 8 E TO EDIT) <

1 $l=2$ and $i=0$; (3), with $l=1$ and
 $= \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

is obtained by applying, orderly:

0; (1), with $j=0, 1$.
 $Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7) EDIT) <

3

and $i=0$; (3), with $l=1$ and
 $\overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

inned by applying, orderly:

with $j=0, 1$.
 $\overline{A_2^2} \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

(8a) that comes from: (5),

with $j=0,$ onder and the set of OUBLE-CLICK HERE TO EDIT) <

3

og, in order: (4), with $l=2$ and $i=0$; (3), with $l=1$ and

1), with $j=2, 3$.
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

mputes V_0^2 by (7) that is obtain CLICK HERE TO EDIT) <

8

eler: (4), with $l=2$ and $i=0$; (3), with $l=1$ and
 $l=2, 3$.
 $\frac{1}{l} = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)
 $\frac{2}{l}$ by (7) that is obtained by applying, orderly:
 $l = 2$ CK HERE TO EDIT) <

(4), with $l=2$ and $i=0$; (3), with $l=1$ and

5.
 $V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

(7) that is obtained by applying, orderly:

2 and $i=0$; (1), with $j=0, 1$.

L0 as given HERE TO EDIT) <

with $l=2$ and $i=0$; (3), with $l=1$ and
 $V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

that is obtained by applying, orderly:
 $d i=0$; (1), with $j=0, 1$.
 $V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \$ 70 EDIT) <
 $=$ 2 and $i=0$; (3), with $l=1$ and
 $\overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

obtained by applying, orderly:

(1), with $j=0, 1$.
 $\vdots = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

n in (8a) that EDIT) < 3

and *i*=0; (3), with *l*=1 and
 $\cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ained by applying, orderly:

with *j*=0, 1.
 $Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

(8a) that comes from: (5),

with *j*=0, 1 1T) <
 $i=0$; (3), with $l=1$ and
 $\cdot \overline{A_5} \cdot \overline{A_4}$ (6)

d by applying, orderly:
 $h j=0, 1$.
 $\overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

) that comes from: (5),

th $j=0, 1$. Then, Z_0^2 is

sobtained by applyi 3

(3), with $l=1$ and
 $\frac{1}{2} \cdot \overline{A_4}$ (6)

(4) applying, orderly:
 $\overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

at comes from: (5),
 $=0, 1$. Then, Z_0^2 is

tained by applying:
 $h l=1, x=0, i=1, to$
 $d(2), with j=2, 3$.
 $\overline{A_2}$ 3

1, with *l*=1 and

4

4 (6)

ollying, orderly:
 $\cdot \overline{A_1} \cdot \overline{A_0}$ (7)

omes from: (5),

1. Then, Z_0^2 is

ad by applying:

1, $x=0$, *i*=1, to

(3), with *j*=2, 3.
 $\overline{A_1} \cdot A_0$ (8a)
 $\overline{A_1} \cdot A_0$ (8a)
 $Z_2^2 = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

computes V_6^2 by (7) that is obtained by applying, orderly:

and (4), with $l = 2$ and $i = 0$; (1), with $j = 0, 1$.
 $V_0^2 = V_0^1 \cdot V_1^1 = V_0^0 \cdot V_1^$ $\frac{2}{2} = V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

ttes V_0^2 by (7) that is obtained by applying, orderly:

1), with $l = 2$ and $i = 0$; (1), with $j = 0, 1$.

1, $\frac{1}{0} \cdot V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2$ $= V_1^1 = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

s V_0^2 by (7) that is obtained by applying, orderly:

with $l = 2$ and $i = 0$; (1), with $j = 0, 1$.
 $V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_$ $E = V_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

y (7) that is obtained by applying, orderly:
 $= 2$ and $i = 0$; (1), with $j = 0$, 1.
 $V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)
 $Y_2^0 \cdot V_3^0 = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

7) that is obtained by applying, orderly:

and $i=0$; (1), with $j=0$, 1.
 $\cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

0 as given in (8a) = $\overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

is obtained by applying, orderly:

0; (1), with $j=0, 1$.
 $Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

ven in (8a) that comes from: (5),

d (2), with $j=0, 1$ = $\overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4}$ (6)

s obtained by applying, orderly:

(; (1), with $j=0, 1$.

excapacing the $j=0, 1$.

en in (8a) that comes from: (5),

1 (2), with $j=0$, 1. Then, Z_0^2 is

8b) that is obt • $\overline{A_4}$ (6)

applying, orderly:

0, 1.
 $\overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

t comes from: (5),

0, 1. Then, Z_0^2 is

ained by applying:
 $1 l=1, x=0, i=1,$ to

d (2), with $j=2, 3$.
 $\overline{A_2} \cdot \overline{A_1} \cdot A_0$ (8a)
 $\overline{A_4}$ (6)
plying, orderly:
1.
 $\frac{1}{2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)
comes from: (5),
1. Then, Z_0^2 is
ned by applying:
=1, $x=0$, $i=1$, to
2), with $j=2, 3$.
 $\overline{A_1} \cdot A_0$ (8a)
2) + $Z_2^2 \cdot Z_0^1 =$
=
 $\overline{A_4} \cdot Z_0$ (6)

, orderly:
 $\overline{A_0}$ (7)

from: (5),

en, Z_0^2 is

applying:

0, *i*=1, to

h *j*=2, 3.

₀ (8a)
 $\cdot Z_0^1 =$
 $\frac{1}{3}$ (8b)

(9b)

(9b)

that is

calculate
 $\cdot Z_2^0$ = (9)

bit LZC

JT-based

pply(1)-

UT-bas

$$
Z_0^1 = \overline{V_1^0} \cdot Z_1^0 + V_1^0 \cdot Z_0^0 = \overline{A_3} \cdot A_2 + \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot A_0 \tag{8a}
$$

$$
Z_0^2 = \overline{V_1^1} \cdot Z_2^1 + V_1^1 \cdot Z_0^1 = \overline{Z_2^2} \cdot (\overline{V_3^0} \cdot Z_3^0 + V_3^0 \cdot Z_2^0) + Z_2^2 \cdot Z_0^1 =
$$

= $\overline{Z_2^2} \cdot (\overline{A_7} \cdot A_6 + \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot A_4) + Z_2^2 \cdot Z_0^1 =$
= $(\overline{A_7} \cdot A_6 + \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot A_4) + \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_5} \cdot \overline{A_4} \cdot Z_0^1$ (8b)
- finally, Z_1^2 is computed by L2 as reported in (9) that is

 z_{2i+1}^{1-1} (3) z_3^1 and z_1^1 ; and (1) for computing V_3^0 , V_1^0 and Z_2^0 . obtained by applying: (5), with $l=2$, $x=1$, $i=0$; (4) to calculate $\overline{0}$.

(4)
$$
Z_1^2 = \overline{V_1^1} \cdot Z_3^1 + V_1^1 \cdot Z_1^1 = \overline{Z_2^2} \cdot \overline{V_3^0} + Z_2^2 \cdot (\overline{V_3^0} \cdot Z_3^0 + V_3^0 \cdot Z_2^0) =
$$

\n
$$
Z_1^{-1} = \overline{A_7} \cdot \overline{A_6} \cdot \overline{A_3} \cdot \overline{A_2} + \overline{A_7} \cdot \overline{A_6} \cdot A_4 + \overline{A_7} \cdot \overline{A_6} \cdot A_5 \cdot \overline{A_4}
$$
 (9)

We hierarchical

or interaction of the 4. (3) and (4), with $l = 2$ and $l = 0$, (1), with $l = 0$, (1), with $l = 0$, (1) and $l = 0$, (1), with $l = 0$, (1) and (2), with \int_{is}^{3} (4) in the third hierarchical level, two additional LUTs are - L0 computes V_0^2 by (7) that is obtained by applying, orderly:

(3) and (4), with $l = 2$ and $i = 0$; (1), with $j = 0$, 1.
 $V_0^2 = V_0^1 \cdot V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)
 mputes V_0^2 by (7) that is obtained by applying, orderly:

(4), with $l = 2$ and $l = 0$; (1), with $j = 0$, 1.
 $= V_0^1 \cdot V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

computed by L0 as giv tes V_0^2 by (7) that is obtained by applying, orderly:

1, with $l = 2$ and $i = 0$; (1), with $j = 0$, 1.
 $\cdots V_1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

puted by L0 as given in (8a) th V_0^2 by (7) that is obtained by applying, orderly:

th $l=2$ and $i=0$; (1), with $j=0$, 1.
 $1^1 = V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

d by L0 as given in (8a) that comes from: (5),
 y (7) that is obtained by applying, orderly:
 $=2$ and $i=0$; (1), with $j=0$, 1.
 $V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)
 $V_0^0 \cdot V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0$ that is obtained by applying, orderly:
 $d i=0$; (1), with $j=0, 1$.
 $V_1^0 \cdot Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

as given in (8a) that comes from: (5),

1) and (2), with $j=0, 1$. Then, Z_0^2 is

i i is obtained by applying, orderly:
 $=0$; (1), with $j=0$, 1.
 $Z_2^2 = Z_2^2 \cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

iven in (8a) that comes from: (5),

ad (2), with $j=0$, 1. Then, Z_0^2 is

(8b) that is obtained ed by applying, orderly:

ith $j=0, 1$.
 $\cdot \overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

(a) that comes from: (5),

ith $j=0, 1$. Then, Z_0^2 is

is obtained by applying:

), with $l=1, x=0, i=1,$ to

(1) and (2), with j by applying, orderly:
 $=0, 1$.
 $\cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0}$ (7)

hat comes from: (5),
 $j=0, 1$. Then, Z_0^2 is

btained by applying:
 $\text{with } l=1, x=0, i=1, \text{ to}$

and (2), with $j=2, 3$.
 $\cdot \overline{A_2} \cdot \overline{A_1} \cdot A_0$ The 16-bit LZC uses two instances of the 8-bit LZC combined as schematized in Fig. 4. In this case, the LUT-based configuration depicted in Fig. 3b is used twice and, to apply (1) instantiated, each performing a couple of 4-input logic functions, as required to compute V_0^3 , Z_3^3 , Z_2^3 , Z_1^3 and Z_0^3 .
IV. IMPLEMENTATION RESULTS at is obtained by applying:

(5), with $l=1$, $x=0$, $i=1$, to
 $x(t)$, (1) and (2) , with $j=2$, 3.
 $+\overline{A_3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot A_0$ (8a)
 $\overline{r_3^0} + \overline{V_3^0} \cdot \overline{Z_2^0} + \overline{Z_2^2} \cdot \overline{Z_0^1} =$
 $\overline{A_7} \cdot \overline$ obtained by applying:

with $l=1$, $x=0$, $i=1$, to

and (2), with $j=2, 3$.
 $\frac{1}{3} \cdot \overline{A_2} \cdot \overline{A_1} \cdot A_0$ (8a)
 $V_3^0 \cdot Z_2^0$ + $Z_2^2 \cdot Z_0^1$ =
 $Z_2^2 \cdot Z_0^1$ =
 $Z_2^2 \cdot Z_0^1$ =
 $Z_2^2 \cdot Z_0^1$ =
 $Z_2^2 \cdot Z_0^1$ anned by applying:
 $l=1, x=0, i=1, to$
 $l(2), with j=2, 3.$
 $\frac{1}{2} \cdot \overline{A_1} \cdot A_0$ (8a)
 $Z_2^0 + Z_2^2 \cdot Z_0^1 =$
 $\overline{A_5} \cdot \overline{A_4} \cdot Z_0^1$ (8b)

ted in (9) that is
 $=0$; (4) to calculate

and Z_2^0 .
 $Z_3^0 + V_3^0 \cdot Z_2^0$ = ଷ

 $\frac{2}{6}$ consumption (*E*). Table I summarizes post-implementation ଶ built-in high-level-synthesis (HLS) leading zero counting The new LZCs have been implemented using the Xilinx Artix 7-series 28-nm xc7a100tcsg324 FPGA device [15]. They have been characterized in terms of occupied LUTs, fast carrychains (Carry4), computational delay (D) and dynamic energy results obtained in comparison with other LZCs, including the function characterized in [12]. The new designs utilize less LUTs, are faster and dissipate lower dynamic energy than the designs [11], [12], [17] and HLS. These benefits come from the deeper hierarchy exploited in wider LZCs and the simplification introduced to treat the case in which all the input bits are equal to zero. As an example, when $n=64$, the new LZC 8-bit LZC 8-bit LZC uses 37.3% , 21.7% , 33.8% and 35.6% less LUTs than the $\frac{Z_5^2}{Z_4^2}$ $\frac{Z_4^2}{Z_3^2}$ $\frac{Z_5^2}{Z_6^2}$ $\frac{Z_2^2}{Z_1^2}$ $\frac{Z_6^2}{Z_0^2}$ designs [11], [12], [17] and HLS, respectively. Moreover, it is 16.2%, 23%, 13.2% and 19.4% faster and dissipates 3.37, 2.89, 3.1 and 3.2 times lower energy.

> In comparison with the FC-based designs, the new LZCs always save significant amounts of resources and dissipate up Z_1^3 Z_0^3 to ~ 6.5 times lower energy at the expense of a delay at most only \sim 13% worse.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

The proposed LZC architecture overcomes its direct competitors also in terms of the cost function EnDeLUC defined in (10), It can be seen that, with $n=8$, higher improvements are achieved with respect to [11] and [17]. Then, as n increases to 16 or greater, also the advantage over the designs [12], HLS and FC-based becomes quite evident.

TABLE I POST-IMPLEMENTATION RESULTS RELATED TO THE XC7A100TCSG324 DEVICE

	\boldsymbol{n}	#LUTs	#Carry4	D [ns]	E [pJ]	EnDeLUC
New	$\overline{4}$	\overline{c}	$\boldsymbol{0}$	0.92	0.019	0.035
$[11]$	8	6	θ	1.92	2.71	31.22
[12]	8	4	θ	1.87	1.61	12.04
$[17]$	8	5	θ	1.62	2.14	17.33
HLS	8	5	θ	2.2	1.9	20.9
FC-based	8	8	7	1.25	0.78	14.62
New	8	3	$\mathbf{0}$	1.2	0.12	0.43
[11]	16	16	$\mathbf{0}$	1.98	4.67	147.95
$[12]$	16	10	θ	2.71	2.79	75.61
$[17]$	16	14	θ	2.06	4.16	119.97
HLS	16	14	θ	2.38	4.76	158.6
FC-based	16	16	15	1.74	1.8	97.1
New	16	10	$\boldsymbol{0}$	1.69	0.49	8.28
$[11]$	32	39	θ	2.76	5.05	543.58
$[12]$	32	26	θ	3.03	4.12	324.57
[17]	32	33	θ	2.84	5.03	471.41
HLS	32	36	θ	2.92	5.17	543.47
FC-based	32	32	41	1.99	3.21	466.32
New	32	24	$\mathbf{0}$	2.26	0.89	48.27
$[11]$	64	75	θ	3.52	6.47	1708.08
$[12]$	64	60	θ	3.83	5.55	1275.39
[17]	64	71	θ	3.4	5.93	1431.5
HLS	64	73	θ	3.66	6.11	1632.47
FC-based	64	64	97	2.81	5.31	2402.3
New	64	47	$\boldsymbol{0}$	2.95	1.92	266.21

 $EnDelUC = E \cdot D \cdot (\# LUTs + \# Carry4)$ (10)

Note that the HLS built-in function occupies less LUTs and dissipates less energy than [11]. Indeed, while HLS designs are mapped on cascaded LUTs, the LZCs [11] exploit parallel logic that leads to slightly lower delays.

Results obtained from a leading zero detector, used as a simple toy circuit, have shown that out of 359 LUTs, 7.29ns of maximum delay and 31pJ of energy consumption, the contribute of our 32-bit LZC is 6.7%, 31% and 2.9%, respectively.

TABLE II EVALUATIONS FOR THE 10CL006YE144A7G DEVICE

LZC						
	\boldsymbol{n}	Total	4-input	3 -input	2-input	D [ns]
New		3				1.08
[12]	8	9		\mathfrak{D}	0	1.72
New	8	8	5	\mathfrak{D}		1.53
$[12]$	16	20	16		٩	2.68
New	16	17	13	2	7	2.36
[12]	32	42	33		2	3.12
New	32	38	30	っ		2.94
$[12]$	64	86	67	12		3.96
New	64	78	60			3.56

LUT requirements and computational delays have been evaluated also for the Altera Cyclone 10 LP series 60nm

10CL006YE144A7G device [16] at the 1.2V Slow Corner Model @85°C. This device has been chosen since it provides 4-input LUTs. Table II shows that, in comparison with the new designs, the best implementations among [11], [12] and [17] are up to 13.5% slower and utilize up to 17% more LUTs.

V. CONCLUSION

This letter presented new designs of LZC that use the 2-LZC as the basic block and adopt a different way of dealing with the case in which all the input bits are zero. In comparison with state-of-the-art competitors, the new LZCs are cheaper, faster and consume significantly lower energy. As a further result, the efficiency of the proposed designs has been demonstrated referring to different FPGA devices.

REFERENCES

- [1] H.Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, T. Sumi, "Infrared navigation-Part I: An assessment of feasibility," IEEE J. of Solid-State Circ., vol. 31, no. 8, pp. 1157–1163, Aug. 1996.
- [2] V. G. Oklobdzija, "An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis", IEEE Trans. On Very Large Scale Int. (VLSI) Sys., Vol. 2, n° 1, pp. 124-128, March 1994.
- [3] Aneesh R, V. Patil, Sobha PM and A. David selvakumar, "HMFPCC: Hybrid-mode floating point conversion co-processor", in Proc. VLSI-SATA, Bengaluru, India, 2015, pp. 1-6.
- [4] H. Zhang, H. J. Lee and S. -B. Ko, "Efficient Fixed/Floating-Point Merged Mixed-Precision Multiply-Accumulate Unit for Deep Learning Processors," in Proc. ISCAS, Florence, Italy, 2018, pp. 1-5.
- [5] H. F. Langorudi, V. Karia, T. Pandit, D. Kudithipudi, "TENT: Efficient Quantization of Neural Networks on the tiny Edge with Tapered FixEd PoiNT", arXiv preprint arXiv:2104.02233, 2021.
- [6] S. Liu, P. Reviriego, P. Junsangsri, F. Lombardi, "Probabilistic Approximate Computing at Nanoscales", IEEE Nanotech. Mag., vol. 16, no. 1, pp. 16-24, Feb. 2022.
- [7] S. Perri, F. Frustaci, F. Spagnolo and P. Corsonello, "Design of Real-Time FPGA-based Embedded System for Stereo Vision," in Proc. ISCAS, Florence, Italy, 2018, pp. 1-5.
- [8] F. G. Zacchigna, "Methodology for CNN Implementation in FPGA-based Embedded Systems," IEEE Embedded Systems Letters, early access, doi: 10.1109/LES.2022.3187382.
- [9] S. Perri, F. Frustaci, F. Spagnolo, P. Corsonello, "Efficient Approximate Adders for FPGA-Based Data-Paths," Electronics, vol. 9, no. 9, pp. 1-19, Sept. 2020.
- [10] S. Ullah, T. D. A. Nguyen and A. Kumar, "Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators," IEEE Embedded Systems Letters, vol. 13, no. 2, pp. 41-44, June 2021.
- [11] J. Miao, S. Li, "A design for high speed leading-zero counter", in Proc. ISCE, Kuala Lumpur, Malaysia, 2017, pp. 22-23.
- [12] A. Zahir, A. Ullah, P. Reviriego and S. R. U. Hassnain, "Efficient Leading Zero Count (LZC) Implementations for Xilinx FPGAs", IEEE Embedded Systems Letters, vol. 14, no. 1, pp. 35-38, March 2022.
- [13] M. Olivieri, F. Pappalardo, S. Smorfa, G. Visalli, "Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units", IEEE Trans. on Circ. and Sys. – II: Expr. Brief, vol. 54, no. 8, pp. 685-689, August 2007.
- [14] J. Hrica, "Floating-point design with Vivado HLS", XAPP599 (V1.0), September 20, 2012. [Online]. Available: https://www.xilinx.com
- [15] "7 Series FPGAs Configurable Logic Block", UG474 (v1.8), September 27, 2016. [Online]. Available: https://docs.xilinx.com
- [16] "Intel Cyclone 10 LP Device Overview", C10LP51001, 2020.05.21. [Online]. Available: https://www.intel.com/content/www/us/en/docs/
- [17] G. Dimitrakopoulos, K. Galanopoulos, C. Mavrokefalidis and D. Nikolos, "Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units," IEEE Trans. on Very Large Scale Int. (VLSI) Sys., vol. 16, no. 7, pp. 837-850, July 2008.
- [18] K. Chaudhary, "Method for implementing priority encoders using FPGA carry logic", 1998, [Online]. Available: https://patents.google.com/patent/US6081914A/en.