# All Silicon Microdisplay Fabricated Utilizing 0.18 μm CMOS-IC With Monolithic Integration

Zepeng Li<sup>D</sup>, *Graduate Student Member, IEEE*, Kunfeng Zhu, Xingfa Huang, Jianming Zhao, and Kaikai Xu, *Senior Member, IEEE* 

Abstract—A low voltage all silicon microdisplay is presented based on MOS-like gate-control all-Silicon light-emitting diode (LED) in standard 0.18  $\mu$ m complementary metal oxide semiconductor (CMOS) technology. The MOS-like LED is designed under a PN alternate structure with polysilicon gate control electrode for high luminous intensity and low operating voltage. The microdisplay device is fabricated based on the LED as pixel units. The size of the proposed microdisplay device is 6.2 mm  $\times$  5.0 mm with a about 368 mW/mm2 luminous intensity at the stable operating voltage of 1.8 V.

Index Terms—All-Silicon CMOS LED microdisplay gate-control.

### I. INTRODUCTION

T HE silicon light-emitting device (LED) has developed into a broad concept which includes research in many fields. Its applications in microdisplay have attracted extensive attention. [1]–[3] The most promising technology for microdisplay is Micro-LED (pixel size less than 100  $\mu$ m) and mini-LED (pixel size from 100  $\mu$ m to 500  $\mu$ m) which all based on the principle of LED with different materials such as GaN and other Nitride. [4]–[6] Although these microdisplay light-emitting diodes have achieved relatively high luminous efficiency, their complicated process and poor thermal stability remain the main obstacles for realizing monolithic integration with the most widely used micro-electronics technology, namely, standard silicon(Si) complementary metal oxide semiconductor (CMOS) technology. [7] In order to solve these problems, this study uses MOS-like gate-control all-silicon LEDs as the pixel units to fabricate a

Manuscript received February 14, 2022; revised March 10, 2022; accepted March 11, 2022. Date of publication March 23, 2022; date of current version April 5, 2022. This work was supported in part by the National Natural Science Foundation of China under Grant 62174018, in part by the National Key Research and Development Program of China under Grant 2018YFE0181500, and in part by the Sichuan Province's Science Fund for Distinguished Young Scholars under Grant 2020JDJQ0022.

Zepeng Li, Jianming Zhao, and Kaikai Xu are with the State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China (e-mail: 774517222@qq.com; jmzhao@uestc.edu.cn; kaikaix@uestc.edu.cn).

Kunfeng Zhu is with the Department of Process and Technology, SiChuan Institute of Solid-State Circuits, Chongqing 400060, China (e-mail: zhukunfeng@analogfoundries.com).

Xingfa Huang is with the Chongqing GigaChip Technology Company Ltd., Chongqing 401334, China (e-mail: huangxf517@163.com).

Digital Object Identifier 10.1109/JPHOT.2022.3160226

microdisplay devices, which are compatible with the standard CMOS process.

Due to its widespread application, sufficient resources and semiconductor characteristics, Si is still an important material in the semiconductor and integrated circuit field. The development of the semiconductor industry in recent decades has been based on various applications of silicon materials. However, the Si's indirect band-gap property severely restricted the application of silicon materials in the field of luminescence. Many attempts have been made such as Si /SiO<sub>2</sub> superlattices [8], Si quantum dots [9] and Si nanocrystals [10]. The most practical attempt among these attempts is the luminescence phenomenon of the silicon PN junction under reverse-biased avalanche mode, and the silicon-based light-emitting device has appeared based on this mechanism. [11] Silicon-based LEDs have been fabricated by Xu et al. utilizing standard CMOS technology. [12] Furthermore, the light intensity can be controlled by the gate voltage in the all-silicon MOS-like LEDs.

From recent research, there are also many results on siliconbased microdisplay. Snyman *et al.* fabricated a 100 nW 5GHz Silicon Avalanche based LED with good performance. [13] Germer *et al.* designed silicon-based LED display arrays based on silicon p-n junction in standard 0.35- $\mu$ m CMOS technology with improved emission power. [14] Muhowski *et al.* fabricated mid-infrared superlattice LEDs on silicon and predicted its lightemitting phenomenon in principle. [15] Jiang *et al.* fabricated a multiphase switched-capacitor converter for fully integrated active-matrix light-emitting diode (AMLED) which is useful for the interconnections of microdisplay system. [16] In contrast to these works, this paper applies a gated technology to realize light emission at the junction of each pixel unit.

Utilizing the electroluminescence (EL) phenomenon of the silicon PN junction under reverse-biased avalanche mode, we designed a low voltage MOS-like gate-control all-silicon LED and fabricated a microdisplay devices based on  $100 \times 100$  pixel array of the LEDs using standard SMIC 0.18  $\mu$ m CMOS technology. This microdisplay device can be powered by a common voltage power supply, such as a normal power supply for CMOS integrated circuits. Compared with our previous studies, this device has achieved better performance, such as lower operating voltage, higher frequency, which is comparable to those of other similar LEDs. [17] The emission spectrum of our microdisplay device ranges from visible light range to near infrared range

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/



Fig. 1. (a) Layout (b) Sample of the 100x100 pixel array microdisplay device.

(450 nm-1000 nm). Furthermore, this device can be controlled by applying different gate voltages to obtain several operating voltages and optical-power efficiencies, which makes multiple working modes possible. We named this control method as 'gate-control'. This low voltage all-silicon device can be used in nightvision viewer, Projection display and Helmet mounted display. [18], [19]

## II. DEVICE STRUCTURE AND METHODS

The design and fabrication of 100x100 pixel array of the MOS-like gate-control all-silicon LED is based on traditional standard CMOS technology. The device takes the full advantages of the mature CMOS process. The layout of the 100x100 pixel array microdisplay device is shown in Fig. 1(a). The sample is shown in Fig. 1(b).

The device is fabricated using a 0.18  $\mu$ m SMIC CMOS technology without any modification. The entire light-emitting device is fabricated in the same N-type well, and contains two identical PMOS light-emitting units placed side by side. The gate length L of the PMOS cell is 3  $\mu$ m, the gate width W

(Y axis) is 25  $\mu$ m, and the area of the source and drain active regions is appropriately increased. The source and drain active regions are covered with metal and the anode is located upward, between the metal electrode and the side wall leave a 2  $\mu$ m light-emitting window. The N+ doping is performed at 0.5  $\mu$ m on the left and right sides of the PMOS cell as a N-well contact, and the upper part is covered with metal and the cathode is located downward. The gates of the two PMOS light-emitting units are separately led out as the third control electrodes, which we named it 'gate-control electrode'. Total area of the device is about 25  $\mu$ m  $\times$  25  $\mu$ m. And a P+ ion implantation is carried out on the substrate with a 1.5  $\mu$ m distance from the N-well to form a guard ring to avoid the formation of a latch-up effect with other surrounding devices, and also to avoid the breakdown between the P-type substrate and the N-well. The PN junction formed between them is preferentially broken down. In addition, in order to further improve the external quantum efficiency of silicon LEDs, SAB (Salicide Block) is used to cover the light-emitting windows on both sides of the side wall during layout design to prevent the formation of opaque metal silicide on the surface of the light-emitting area.

The positive and negative electrodes are led out on both sides of the silicon LED, and each silicon LED device is made in a separate N-type well, which is convenient for independently controlled. A row drive transistor is placed next to each silicon LED to control the flow of current from the column line into the light-emitting unit. In order to effectively reduce the gate resistance and the area of the source/drain junction, the row drive transistor adopts an "interdigital" structure design, and the number of finger transistors is increased as much as possible. The column line and the negative power line use a multi-layer metal overlapping wiring design to reduce the partial pressure on the metal wire as much as possible.

The mechanism of this microdisplay device is stated as follows. According to the theory of carrier recombination, the luminescence phenomenon of PN junction is mainly caused by the release of excess energy in the form of photons when the carriers inside the material transition from a high energy level to a low energy level. However, since silicon is an indirect band gap semiconductor material, the band transitions of carriers are mostly non-radiative recombination involving phonons, because most different particle transition quantum states have different vectors in K-space. As a result, the light output power and external quantum efficiency of light-emitting devices based on silicon materials are very low.

We improve the external quantum efficiency through the principle of gate control and avalanche breakdown. (1)–(4) shows the theoretical model of photon emission from MOSFETs and (5) shows the electron avalanche multiplication coefficient  $M_x$ :[20]

$$W_v dv = \frac{D dv N_c I_d}{m^* q^2 \lambda} \int_0^L \frac{E_1\left(\frac{h v}{d E x \lambda}\right)}{E_x} dx \tag{1}$$

The energy radiated per unit frequency per unit time is Wv. Energy radiated per unit time in the frequency interval from  $v_1$  to v<sub>2</sub> is

$$E_{v_1,v_2} = \int_{v_1}^{v_2} W_v dv \tag{2}$$

For a MOSFET, the impact-ionization substrate current can be expressed as

$$I_{sub} = \frac{I_d A_i E_m^2}{B_i \left[\frac{dE_x}{dx}\right]_{x=L}} e^{-B_i/E_m}$$
(3)

$$E_{v_1,v_2} \approx \left(\frac{DN_c\lambda}{m^*h^2}\right) \left(\frac{I_{sub}B_i}{A_i}e^{B_i/E_m}\right) \left(\frac{h}{qE_m\lambda}\right) \\ \left[\ln(\frac{v_1}{v_2}) + \left(\frac{h}{qE_m\lambda}\right)(v_2 - v_1)\right]$$
(4)

$$M(x) = \frac{1}{1 - \int_0^{W_d} \alpha_n \exp\left[\int_0^x \alpha_n - \alpha_p dx'\right] dx}$$
(5)

where  $W_d$  is the width of depletion region for an p-n junction or Schottky junction and  $\alpha_n$  and  $\alpha_p$  are the ionization rates of electrons and holes. In order to occur avalanche breakdown, it is necessary to make the denominator of the formula infinite, that is, the number of electron-hole pairs in the depletion region is infinite.

This can be achieved by applying a large reverse bias voltage, but it is difficult for the device to work stably in the breakdown state, and the luminous efficiency also needs to be improved. We use another method, 'gate-control', to improve avalanche efficiency, reduce breakdown voltage and increase luminous efficiency. This method can form a 'current channel' in the depletion region, thereby greatly reducing the limiting conditions of avalanche breakdown. The detailed principle explanation will be provided through simulation results below. Fig. 2(a) and 2(b) show the difference between 'gate-control' and 'no-gatecontrol'.

In the actual production process, when the  $P^+$  ion implantation is performed on the PMOS source/drain region, the impurity concentration at the silicon surface is slightly higher than the impurity concentration in the silicon body, so the width of the depletion region of the horizontal diode is actually smaller than that of the vertical diode. At the same time, the reverse breakdown voltage is also reduced. Therefore, when the reverse bias voltage of the  $P^+$  source/drain region and the N well is high enough, breakdown will occur at the lateral diode at the silicon surface first, thereby restricting the light-emitting point to the silicon The surface is conducive to light output. At the same time, there are a large number of traps at the Si/SiO2 interface, and the interface traps also actually promote the light emission of the silicon PN junction.

When the gate voltage is applied, the 'gate control' function starts to play its role. The gate oxide layer slightly overlaps the P+ source/drain regions, so a capacitor structure is actually formed between the polysilicon gate and the source/drain edge covered by the oxide layer. When a higher positive voltage is applied to the polysilicon gate, a vertical downward electric field will be generated on the surface of the silicon, thereby attracting electrons to gather on the surface of the silicon. When the voltage of the gate is high enough, an N<sup>++</sup> electron accumulation layer and an N<sup>+</sup> inversion layer is formed on the surface of the



Fig. 2. Current density distribution with (a) No-gate-control (b) Gate-control at breakdown state.

N-type well at the edge of the gate oxide and the surface of the P<sup>+</sup> type source/drain region respectively. The existence of this thin electron layer made the P<sup>+</sup>N junction at the boundary of the source/drain region covered by the insulating gate become a P<sup>+</sup>N<sup>+</sup>N<sup>++</sup> 'field-induced junction'. Compared with the normal diffusion junction, the width of the depletion region of the field-induced junction is narrower and the breakdown voltage is lower, resulting in a greater current density through the field-induced junction at the same reverse bias voltage, and higher current density also means that the probability of radiative recombination of carriers is greater. This method of restricting the conduction current to the surface of silicon through the gate voltage, thereby improving the luminous efficiency of PN junction avalanche breakdown is called 'gate-control' method.

### **III. EXPERIMENTS AND ANALYSIS**

The all-silicon LED emits visible light when a reverse bias voltage is applied. The typical I- $V_{gate}$  characteristic diagram of the fabricated all-silicon LED under operating condition is shown in Fig. 3. This diagram shows the difference of the total current under different 'gate control' conditions. It can be clearly seen that 'gate control' greatly reduces the breakdown voltage (at the same current), so that the all-silicon LED can work at a relatively low voltage, which not only improves the stability but also the total current. In addition, this method results in an increase in the luminous intensity.



Fig. 3. I-V<sub>gate</sub> diagram of All-Silicon LED.



Fig. 4. Emission spectrum of All-silicon LED ( $V_{\rm gate}=2.0V)$  and the Photopic Vision.

The emission spectrum of All-silicon LED is also measured as shown in Fig. 4. The spectrum is a continuous spectrum, covering the visible light region from 420 to 780 nm, where peaks appear at wavelengths of 580 nm and 650 nm. Therefore, the device mainly emits orange-yellow light. Refer to the emission mechanism model proposed by Akil et al., the phenomenon of optical transmitters with different wavelengths can be explained [21]. For wavelengths greater than 620 nm (photon energy is less than 2.0ev), it is mainly an electronic indirect interband transition assisted by phonons; for photons with a wavelength range of 539 nm to 620 nm (photon energy between 2ev and 2.3ev), it is due to the action of intraband bremsstrahlung; high-energy photons with a wavelength shorter than 539 nm (photon energy more than 2.3ev) emit lights because the electrons are accelerated by the strong electric field in the space charge region to form high-energy hot electrons, and they recombine with the holes at the same wave vector to produce a direct transition between bands. By comparing the emission spectrum of the device with the photopic vision, it can be found that there is a large overlap in the 500-600 nm wavelength range, which are the most sensitive range the human eyes can react. The Fig. 5 reveals the actual light emitted by the all-silicon LEDs. The luminous power is about 59.8nW, detected by the spectral measurement equipment with an operating voltage of 3.8V. [22]



Fig. 5. Light-emitting graph of All-Silicon LED (Left: brightfield/Right: darkfield).



Fig. 6. Emission spectrum with different Vgate.



Fig. 7. Actual display of the all-silicon LEDs.

The spectrum difference between 'gate control' and without 'gate control' is shown in Fig. 6. We re-measured the spectrum to show the effect of 'gate control' on the luminous intensity. Among them, the two sets of data with 'gate control' operate at voltage of 2.0V, and the set of data without 'gate control' operate at voltage of 6.0V, because it is difficult to observe the emission spectrum of the all-silicon LED at a lower voltage under this condition.

By integrating the designed all-silicon LED as a light-emitting unit into a  $100 \times 100$  pixel array, we finally realized the microdisplay device. The display result shown in Fig. 7. was taken by a LEICA camera with exposure time of 4s. The meaning of the Chinese characters in the picture is 'I love China'. It shows the actual display effect of the all-silicon LED microdisplay device. The actual luminous intensity of the device can be estimated by the following formula:

$$LUX = \frac{E_p \frac{L_1}{L_2}}{S} \tag{6}$$

where Ep is the output light power of the reference light source,  $L_1$  and  $L_2$  are the light emission intensity of the pixel unit and

the reference light source respectively, and S is the light-emitting area of the pixel unit. The actual luminous intensity of the calculation device is about  $368 \text{mW/mm}^2$ . The size of the fabricated microdisplay device is  $6.2 \text{mm} \times 5.0 \text{mm}$  and the minimum pixel center distance is  $42 \ \mu\text{m}$ , which belongs to the category of microdisplay.

For other characteristics of the fabricated microdisplay device, we have also done some targeted tests. In terms of temperature tolerance, when the voltage is stable, the device can operate stably in the normal temperature range (10-30°), and the working current will have a slight change; the external quantum efficiency is about  $10^{-6}$ , which is comparable to those of other work on similar semi-conductor LEDs [23]; when the heat sink is added, the device can work stably for more than 1 hour, and the device's ultimate service life has not been tested. In order to improve the lifetime and stability of this device, it is possible to further reduce the operating voltage or add a heat sink. The specific effect awaits more experiments and tests.

## IV. CONCLUSION

This article uses 0.18 standard CMOS technology to successfully design and fabricate a low operating voltage MOS-like gate-control all-Silicon light emitting device, and fabricate a microdisplay devices based on  $100 \times 100$  pixel array of this LED using the same CMOS technology. The remarkable feature is that there is no need to make any changes to the CMOS process, and the proposed 'gate control' method can improve avalanche efficiency, reduce operating voltage and increase luminous efficiency, which make it possible to share the power supply with other CMOS circuits. We are thus looking forward to make this device play an irreplaceable role in the field of microdisplay.

#### ACKNOWLEDGMENT

The author is grateful to the anonymous reviewers for many constructive suggestions and comments.

#### REFERENCES

- X. Li *et al.*, "Design and characterization of active matrix LED microdisplays with embedded visible light communication transmitter," *J. Lightw. Technol.*, vol. 34, no. 14, pp. 3449–3457, Jul. 2016, doi: 10.1109/JLT.2016.2562667.
- [2] Z. Liu *et al.*, "Micro-light-emitting diodes with quantum dots in display technology," *Light, Sci. Appl.*, vol. 9, no. 1, pp. 1–23, May 2020, doi: 10.1038/s41377-020-0268-1.
- [3] J. Kim et al., "Foveated AR: Dynamically-foveated augmented reality display," ACM Trans. Graph., vol. 38, no. 4, pp. 1–15, Jul. 2019, doi: 10.1145/3306346.3322987.

- [4] Y. Huang *et al.*, "Mini-LED, Micro-LED and OLED displays: Present status and future perspectives," *Light: Sci. Appl.*, vol. 9, no. 1, pp. 1–6, Jun. 2020.
- [5] H. X. Jiang and J. Y. Lin, "Nitride micro-LEDs and beyond—A decade progress review," *Opt Exp.*, vol. 21, no. S3, pp. A475–A484, 2013.
- [6] F. Templier, "GaN-based emissive microdisplays: A very promising technology for compact, ultra-high brightness display systems," J. Soc. Inf. Display, vol. 24, no. 11, pp. 669–675, 2017.
- [7] Z. Dong et al., "Low threshold voltage light-emitting diode in silicon-based standard CMOS technology," *Chin. Opt. Lett.*, vol. 9, no. 8, pp. 75–78, 2011.
- [8] P. X. Zhang, D. J. Lockwood, and J. M. Baribeau, "Acoustic phonon peak splitting and satellite lines in Raman spectra of semiconductor superlattices," *Appl. Phys. Lett.*, vol. 62, no. 3, pp. 267–269, 1993.
- [9] T. Hua, N. Zhenyi, P. Xiaodong, and Y. Deren, "Research progress in application of silicon quantum dots in optoelectronic devices," *Laser Optoelectron. Prog.*, vol. 54, no. 3, 2017, Art. no. 030006.
- [10] M. Xie et al., "Silicon nanocrystals to enable silicon photonics," Chin. Opt. Lett., vol. 7, no. 4, pp. 319–324, Apr. 2009.
- [11] L. W. Snyman, M. D. Plessis, and E. Bellotti, "Photonic transitions (1.4 eV-2.8 eV) in silicon p(+) np(+) injection-avalanche CMOS LEDs as function of depletion layer profiling and defect engineering," *IEEE J. Quantum Electron.*, vol. 46, no. 6, pp. 906–919, Mar. 2010.
- [12] K. Xu, "Integrated silicon directly modulated light source using pwell in standard CMOS technology," *IEEE Sens. J.*, vol. 16, no. 16, pp. 6184–6191, Jun. 2016.
- [13] L. W. Snyman *et al.*, "High-intensity 100-nW 5GHz silicon avalanche LED utilizing carrier energy and momentum engineering//Silicon photonics IX," *Int. Soc. Opt. Photon.*, vol. 8990, pp. 122–133, Mar. 2014.
- [14] S. Germer, C. Cherkouk, and L. Rebohle, "Si-based light emitter in an integrated photonic circuit for smart biosensor applications," in *Proc. SPIE*, Grenoble, France, vol. 8767, 2013.
- [15] A. J. Muhowski, C. L. Bogh, and R. L. Heise, "Improved performance of mid-infrared superlattice light emitting diodes grown epitaxially on silicon," J. Cryst. Growth, vol. 507, pp. 46–49, 2018.
- [16] J. Jiang, X. Liu, W.-H. Ki, P. K. T. Mok, and Y. Lu, "A multiphase switchedcapacitor converter for fully integrated AMLED microdisplay system," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6001–6011, Jun. 2020, doi: 10.1109/TPEL.2019.2951799.
- [17] K. Xu, L. W. Snyman, and H. Aharoni, "Si light-emitting device in integrated photonic CMOS ICs," *Opt. Mater.*, vol. 69, pp. 274–282, 2017.
- [18] M. E. Goosen, P. J. Venter, M. D. Plessis, N. M. Fauré, C. J. van Rensburg, and P. Rademeyer, "Fully integrated CMOS microdisplays for wearable sports and HMD applications," in *Proc. Symp. Dig. Tech. Papers*, vol. 45, no. 1, Jul. 2014, pp. 226–229, doi: 10.1002/j.2168-0159.2014.tb00062.x.
- [19] M. E. Goosen, P. J. Venter, M. D. Plessis, N. M. Faure, C. J. van Rensburg, and P. Rademeyer, "All-CMOS night vision viewer with integrated microdisplay," in *Proc. SPIE*, vol. 9005, Feb. 2014, doi: 10.1117/12.2039641.
- [20] S. M. Sze and G. Gibbons, "Avalanche breakdown voltages of abrupt and linearly graded PN junction in Ge, Si, GaAs, and GaP," *Appl. Phys. Lett.*, vol. 8, pp. 111–113, 1966.
- [21] N. Akil et al., "A multimechanism model for photon generation by silicon junctions in avalanche breakdown," *IEEE Trans. Electron Devices*, vol. 46, no. 5, pp. 1022–1028, May 1999.
- [22] K. Wu et al., "All-silicon microdisplay using efficient hot-carrier electroluminescence in standard 0.18 μm CMOS technology," *IEEE Electron. Device Lett.*, vol. 42, no. 4, pp. 541–544, Feb. 2021.
- [23] Z. Dong et al., "Low threshold voltage light-emitting diode in siliconbased standard CMOS technology," *Chin. Opt. Lett.*, vol. 9, no. 8, 2011, Art. no. 082301.