


Open Access

Hybrid Photonic-Plasmonic Nonblocking Broadband 5 \times 5 Router for Optical Networks

Volume 10, Number 2, April 2018

Shuai Sun Vikram K. Narayana Ibrahim Sarpkaya Joseph Crandall Richard A. Soref Hamed Dalir Tarek El-Ghazawi Volker J. Sorger



DOI: 10.1109/JPHOT.2017.2766087 1943-0655 © 2017 IEEE





Hybrid Photonic-Plasmonic Nonblocking Broadband 5 x 5 Router for Optical Networks

Shuai Sun ¹, Vikram K. Narayana, Ibrahim Sarpkaya, Joseph Crandall, Richard A. Soref, Hamed Dalir, Tarek El-Ghazawi, and Volker J. Sorger ¹

 Department of Electrical and Computer Engineering, George Washington University, Washington, DC 20052 USA
 Department of Engineering, University of Massachusetts at Boston, Boston, MA 02125 USA
 Omega Optics, Inc., Austin, TX 78757 USA

DOI:10.1109/JPHOT.2017.2766087

1943-0655 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Manuscript received October 13, 2017; accepted October 18, 2017. Date of publication November 1, 2017; date of current version April 6, 2018. The work of H. Dalir was supported by Air Force Office of Scientific Research (AFOSR) under Award FA9550-17-P-0014 of the small business innovation research program (SBIR). The work of T. El-Ghazawi was supported by the AFOSR under Award FA9550-15-1-0447, which is part of the Dynamic Data-Driven Applications System (DDDAS) program. The work of V. J. Sorger was supported by the AFOSR under Award FA9550-17-P-0014 of the SBIR, Award FA9550-14-1-0378, and Award FA9550-15-1-0447, which is part of the DDDAS program. Corresponding author: Volker J. Sorger (e-mail: sorger@gwu.edu).

Abstract: Photonic data routing in optical networks is expected to overcome the limitations of electronic routers with respect to data rate, latency, and energy consumption. However, photonics-based routers suffer from dynamic power consumption, and nonsimultaneous usage of multiple wavelength channels when microrings are deployed and are sizable in footprint. Here, we show a design for the first hybrid photonic-plasmonic, nonblocking, broadband 5×5 router based on 3-waveguide silicon photonic-plasmonic 2×2 switches. The compactness of the router (footprint $< 200 \ \mu m^2$) results in a short optical propagation delay (0.4 ps) enabling high data capacity up to 2 Tb/s. The router has an average energy consumption ranging from 0.1 to 1.0 fJ/bit depending on either DWDM or CDWM operation, enabled by the low electrical capacitance of the switch. The total average routing insertion loss of 2.5 dB is supported via an optical mode hybridization deployed inside the 2 x 2 switches, which minimizes the coupling losses between the photonic and plasmonic sections of the router. The router's spectral bandwidth resides in the S, C, and L bands and exceeds 100 nm supporting wavelength division multiplexing applications since no resonance feature is required. Taken together this novel optical router combines multiple design features, all required in next-generation high data-throughput optical networks and computing systems.

Index Terms: Optical router, non-blocking, silicon photonics, plasmonics, hybridization, WDM, all-optical network, femtojoule.

1. Introduction

The demand for higher data communication capabilities continues to rise, spanning from long hauldown to board, and even the chip level [1]. Accelerating factors beyond developments in software applications are demands for higher data capabilities in hardware implementation. However, physical

limitations such as power and thermal budget constraints appose these demands restricted by technology densification as seen in multicore technology and simple I/O capacity [2]. The latter imposes restrictions on the electronic chips, known as 'dark silicon' [3]. With the bosonic nature of photons lacking a photon-photon force, data parallelism is fundamental in optics and is routinely utilized in optical data communication such as wavelength division multiplexing (WDM) [4]. With the success of long-haul optical networks, optical interconnects at the board, and even at the chiplevel, have become of interest in order to mitigate the processing-to-communication gap [5]. However, the majority of optical network-on-chip (NoC) routers perform their role not exclusively in the photonic domain but often in capacitive-limiting electronics. The later also requires an overheadheavy optic-electric-optic (O-E-O) conversion. On the other hand, one can perform routing entirely in the electronics. Yet, the known performance bottlenecks of electronic devices, namely mainly delay and power dissipation, and clamping performance. Turning to optical routing, on the other hand, is in itself inefficient given the current photonics technology due to the low light-matter interaction (LMI), and weak electro-optic modulation in silicon [6]. While photonic routers based on microring resonators have been proposed [7] and demonstrated [8], the high sensitivity (i.e., spectral and amplitude) require dynamic tunability which is both power hungry and relatively slow if high Q-factor rings are used. Hence taken together, optical routing is a) technologically cumbersome, b) latencyand energy-prone mainly due to O-E-O conversion, and c) suffers from high energy overhead due to signal error correction at the detectors TIA and laser stages, and from thermal tuning in rings-based routers [9]-[13].

In contrast, in this work we show an optical router design using a hybrid plasmonic-photon approach and emerging unity-high index tuning materials simultaneously to improve photonic integrated routing performance in all three factors. The enabling technological insights are based on the strong index tunability of the underlying optical plasmonic hybrid mode enabling short 2×2 switches based on voltage-controlled directional-couplers. Cascading a network of these plasmonic 2×2 switches we can design a compact optical router since the switching length scales inversely with index-change per voltage. In addition, given that the 2×2 switches are non-resonant devices due to the lossy plasmonic mode, this optical router allows for spectrally broadband operation for WDM applicability. Furthermore, unlike microrings, thermal tuning is not required, thus saving energy consumption. This hybrid photonic-plasmonic router can be synergistically deployed in Silicon-based network topology improving system performance. In our work, we use the terminology 'all-optical router' to describe the lack-of O-E-O conversion inside the router, but note that signal routing still requires electrical decision-making from the control circuit.

The remainder of this paper is organized as follows: 1) design optimization of the photonic-plasmonic hybrid 2×2 switch using indium tin oxide (ITO) as the active index modulation material. These switches are the building blocks of the router. 2) 5×5 optical router design and related operating strategies. 3) Router performance and benchmarking against existing designs.

2. Hybrid Photonic-Plasmonic Switch Design

2.1 Technology Hybridization

The fundamental building block of the optical router is a 2×2 optical switch, namely a voltage-controlled directional coupler whose performance directly impacts the overall performance of the router. Recently, photonic 2×2 switches with microring resonators (MRRs) or Mach-Zehnder Interferometers (MZIs) have been applied to perform this routing function since their spectral resonance is controlled by a voltage that changes the modal index of the ring, for instance, using the plasma dispersion effect in silicon [14], [15]. As such, the photonic MRR-based switch provides high spectral sensitivity (<5 nm free spectral range) and low insertion loss (<1 dB per ring). However, in order to increase the quality (Q) factor, which reduces the required ring-tuning (dynamic) power, a 10 μ m or even larger ring radius may be needed, which limits packaging density, and demands reasonably high power consumption during thermal tuning [7], [8]. The actual required real-estate on-chip is effectively even larger than the physical device since the electrical thermal heating pads require not

only physical space but introduce thermal stray fields that need to be spread. In addition, the thermal ring response time is typically on the order of microseconds to nanoseconds, thus introducing long setup time for tuning the ring resonance [8].

To overcome the aforementioned fundamental and practical drawbacks, routing switches utilizing emerging materials beyond silicon, such as ITO, has been studied and carrier-based Drude tail modulation demonstrated [16]-[21]. In addition, polaritonic ('matter-like') optical modes can increase the length-scale matching between the optical-dipole moments of the gate-controlled switching materials and the optical field of the waveguide mode such as found in plasmonics [22]-[24]; that is, the effective group index is increased of these modes allowing for a stronger light-matter-interaction [25]–[27]. Incorporating those changes in the directional-coupler-based 2×2 switch enables powerand footprint-efficient switches in the following ways; the lack of a long photon-lifetime (lossy cavity and low-Q), and short carrier drift distances (~5 nm) in the index-tuning accumulation-layer inside the index-modulating ITO layer enable allow for short time responses. While a physical demonstration of the actual index tuning speed-potential in ITO is still outstanding, we estimate the carrier drift time to be sub-ps given a mobility of 15 cm²/Vs for 10-20 nm thin ITO films [25]. We note that this estimation does not violate physical fundamentals, as the corresponding drift velocity is about a third of ITOs Fermi-velocity. However, based on our previous ITO experimental result in [25], the observed index change was an averaged value for an ITO thickness of 10 nm; meaning the actual index change is higher at near the interface, and lower further away from it [19]. That is, we double the thickness of the ITO layer (20 nm) while biasing it simultaneously from both the top and the bottom with opposite-sign voltages to achieve two accumulation layers at each ITO-insulator surface, which is beneficial for reducing the physical switch length thus enhancing the coupling efficiency discussed below. The selection for ITO as the switching material is based on its unity-strong index tunability and possible CMOS compatibility [28]. We are aware of the actual index inside the ITO film being non-homogeneous, which we explored before in [19]. Here, we use the experimentally-proven averaged data from ref [25] which were based on 10 nm thick ITO films. Taken together, the anticipated advantages of our 2 × 2 plasmonic-photonic switch are therefore a) compact physical scale, b) fast response times and short carrier drift distances to form an accumulation mode in the capacitively-gated ITO-film, and c) being spectrally broadband. While we provide a detailed loss-analysis further below for the entire 2 x 2 switch-based optical router, we here note that the intrinsic Ohmic plasmonic losses are actually not a detrimental factor; this is because the router is comprised of a combination of silicon photonics, namely SOI (lowloss), and plasmonics segments (high-loss), whereas the plasmonic parts are just a few micrometers in length each, thus forming a hybrid-plasmon-photon integration scheme shown in [29]. In fact, we find that the effective loss through this hybrid router is comparable to that through a similarlength network of silicon-based MRRs, whilst this hybrid router shows improvements in voltage, delay, and footprint and has great potentials in optical networks and even electrical-optical hybrid networks [6], [30]-[32].

2.2 Switch Operating Principle

Hybridizing plasmonics with photonics reduces the propagation loss while keeping the advantages of the polaritonic optical mode [33]. Utilizing hybrid plasmon polaritons (HPPs), we added a tunable ITO layer within the metal-oxide-semiconductor (MOS) structure in order to form an electrical capacitor towards changing the optical mode's index via voltage control (Fig. 1). The switch structure includes two bus waveguides, one on each side as the input (port 1 and port 4) and the output (port 2 and port 3) ports of the switch. The center island is the actively index-tunable location of the switch. The active material is "sandwiched" between two oxide layers structure to achieve dual bias operation. The fundamental operation principle of this device is to use the index-tunable active layer (ITO layer) to switch between the CROSS state (light travels from one side of the first bus to the second bus on the other side when bias voltage V_{bias} is $V_o = 0V$) and the BAR state (light stays within the bus on the same side when bias voltage is V_{dd}) by changing the carrier concentration of the ITO layer, thus further affecting the effective index of the supermodes governing this device;




Fig. 1. Schematic design of the 2 \times 2 hybrid photonic-plasmonic switch using ITO as the active material. The coupling length of the switch is equal to the CROSS state coupling length L_C. The insets are a) the TM₁, TM₂ and TM₃ supermodes of the 2 \times 2 ITO switch and b) the electric filed results of the device at BAR and CROSS states at 1550 nm wavelength. The length of the ITO switch (8.9 μ m) in the x-direction is not to scale. λ = 1550 nm.

three lowest-order TM modes are spread across the cross-section of this 3-waveguide structure and can be regarded as the supermodes TM_1 , TM_2 , and TM_3 of the device (Fig. 1(a)). Regarding signal switching quality, we define the extinction ratio (*ER*) as the power output ratio for the BAR and CROSS port separately as its desired state (when the light is expected to be transmitted out from this port) divided by its undesired state (when the light is expected to go to the other port), Eqn (1) and (2), where port 1 is the injection port while port 2 and 3 are the BAR and the CROSS ports (in Fig. 1). The insertion loss (*IL*) of the BAR and CROSS ports are defined as the power ratio between the desired port and the injection port (3), (4).

$$ER_{Bar} = 10\log\left[\frac{P_{bar-V_{dd}}}{P_{bar-V_0}}\right] \tag{1}$$

$$ER_{Cross} = 10\log\left[\frac{P_{cross-V_0}}{P_{cross-V_{dd}}}\right]$$
 (2)

$$IL_{Bar} = 10\log\left[\frac{P_{bar-V_{dd}}}{P_{injection}}\right] \tag{3}$$

$$IL_{Cross} = 10\log\left[\frac{P_{cross-V_0}}{P_{injection}}\right]$$
 (4)

$$L_B, L_C = \frac{\lambda}{2(n_{TM1} - n_{TM2})} \tag{5}$$

The coupling length difference, which is a function of the applied control bias, between the two voltage states (CROSS and BAR), needs to be maximized in order to optimize ER and the power consumption as well as IL. This leaves two design choices for an optical signal patch at the zero-voltage case: either the device is in the CROSS or BAR output state. However, since the BAR state has a longer coupling length (L_B) than the CROSS state (L_C), the physical device length of this 3-waveguide coupler is set to be the coupling length at the CROSS state. The coupling length formula for both cases is given by the difference between two symmetric TM mode indices and is related to the wavelength of the light source (5). While [21] has shown 1.3 dB and 2.4 dB insertion losses for the CROSS and BAR switching states, respectively, two fixed values for the voltage-altered ITO effective indices. However, the Drude model for ITO allows us to select any arbitrary bias point, just limited by electrostatics such as oxide quality and contact resistance [19]. Therefore, to obtain an optimized device design, we apply the Drude model to predict the effective indices of ITO at different




Fig. 2. 2×2 switching element optimization. a) Switching island width and gap sweep for power transmission efficiency optimization; b) switching island height sweep for CROSS/BAR state insertion loss and extinction ratio trade-off; c) The ITO carrier concentrations used for the CROSS and the BAR states simulation are assumed to be 10^{19} cm $^{-3}$ and 6.8×10^{20} cm $^{-3}$, respectively with the refractive indices 1.960 + i0.002 and 0.471 + i0.643 calculated based on the Drude model in a) and b). $\lambda = 1550$ nm.

wavelengths [34]. Furthermore, the physical dimensions of the switch need to be optimized in order to obtain the lowest loss with the highest extinction ratios.

The insertion loss, footprint, and energy consumption of the ITO switch model in [21] are already reasonably low, however, to use it as the basic element in an optical router, any small improvement of the switch IL are amplified by the cascaded optical router design. For example, a 0.1 dB loss reduction of a single 2 \times 2 switch results in an over 300% (\sim 5 dB) energy savings for an 8 \times 8 mesh network with 64 routers in total and with 8 switches in each router (calculated for the longest routing path).

2.3 Switch Optimization

Although the goal of the optimization is to reduce IL for both CROSS and BAR states while maintaining good ER, they cannot be improved simultaneously due to different underlying operation principles and due to the relative scaling of each of the variables; at the CROSS state, the light needs to first couple to the switching island and then to the second bus. Thus, the theoretical power that is able to be transmitted from the injection port to the CROSS port (power transmission efficiency) is critical, which determines the insertion loss (IL_C) at the CROSS state, and can be improved by optimizing the ratio of the island width (W_{island}) to the gap between the buses and the island (Gap) (Fig. 2(a)). The theoretical maximum power transmission rate (i.e., critical coupling) of the 3-waveguide coupler model at the CROSS-state occurs when the mode indices meet the condition in (6) [35].

$$2n_{TM2} - (n_{TM1} + n_{TM3}) = 0 (6)$$

The entire optimization process follows three big steps: 1) power transmission efficiency and average loss optimization by sweeping the Gap and the W_{island} ; 2) insertion loss and extinction ratio optimization by sweeping the height of the switching island H_{island} ; 3) further performance improvement by sweeping the carrier concentration of the ITO layer.

As a first optimization step, the diameter of the bus waveguides is set to be $400 \, \text{nm} \times 340 \, \text{nm}$ (width \times height) to keep a high spatial mode confinement within the 1.4-1.7 μm single-mode operation spectrum. And H_{island} is chosen to be 340 nm as an initial empirical starting point for the first optimization step. However, changing the width of the switching island also changes the TM_1 , TM_2 , TM_3 indices. Thus, changing the two variables (Gap and W_{island}) in this step also requires the thickness of both SiO_2 layers (H_{SiO_2}) to be adjusted correspondingly in order to adhere to (6). We note that there is no valid oxide thickness to satisfy (6) beyond certain W_{island} based on Lumerical MODE simulation results. Therefore, H_{SiO_2} is fixed to 50 nm for island widths larger than 425 nm.

Here Gap and W_{island} are swept in the range of 50 \sim 400 nm and 250 \sim 500 nm respectively, and the results are evaluated by the average channel loss of a 5 \times 5 router, which can be regarded as a weighted metric that includes the insertion loss for both states (7), and the weightings depending on the router structure will be discussed in more details in the following sections.

$$A \text{ ve. Channel L oss} = \begin{cases} 2.4 \cdot IL_{\text{Cross}} + 0.8 \cdot IL_{\text{Bar}}, & \text{when } 2IL_{\text{Cross}} \leq IL_{\text{Bar}} \\ 2.1 \cdot IL_{\text{Cross}} + 0.95 \cdot IL_{\text{Bar}}, & \text{else} \end{cases}$$
(7)

Our result shows that 2.1 dB is the lowest average channel loss at 300 nm W_{island} with 250 nm Gap (Fig. 2(a)). But with denser on-chip integration, energy efficiency and high-speed design in mind, we limited the maximum device length up to 10 μ m (shaded region Fig. 2(a) is excluded from optimization routing). By analyzing the remainder region, a 2.5 dB average channel loss is found at 275 nm W_{island} with 150 nm Gap as the minimum loss among this sweep. Note, although the insertion loss at each state is not shown, it is important to mention that the sweet spots of insertion loss (which has an inverse relation with power transmission efficiency) at the BAR and the CROSS states distribute in different regions of the heat map. Specifically, a lower loss could be found at the bottom-left corner at the CROSS state due to shorter coupling length, while the loss at the BAR state favors larger gaps at the top because of higher L_B/L_C ratio. Therefore, the average channel loss in Fig. 2(a) can be regarded as a loss (or power transmission efficiency) trade-off combination of two different states.

After this first step, which provides the highest power transmission efficiency in our conditions, there is still room to optimize the height of the switching island [21]. Sweeping the height of the silicon switching island H_{island} below (or above) the height of the bus ('detuning') shifts the TM supermodes in (6), and thus needs to be compensated by the thickness of oxide layers as well. Altering the H_{island} from 200 nm to 400 nm, we observe a trade-off between the insertion losses of two states (Fig. 2(b)). This "detuning" reduces IL more than 10 dB at the BAR state, however, also causes an additional 2.7 dB loss at the CROSS state. After applying the average channel loss metric, the lowest loss is found at $H_{island} = 340$ nm which happens to be the height we used in the first optimization step. We point out that this value is just for this specific 5×5 router only with weighted probabilities for two different states and a different application may result in other H_{island} . For example, if we assume the two states of the switch have equal probability to occur, the average loss of the switch could be reduced by 0.4 dB per switch at 240 nm H_{island} . In addition, the high BAR state extinction ratio is another reason to choose 340 nm H_{island} without detuning.

Once the optimal island height is found, the carrier concentration of the ITO layer is the last variable that may affect the performance of the switch. We assume an experimentally proven carrier concentration change from $10^{19}-10^{21}\,\mathrm{cm^{-3}}$ as bounds for the two bias states [25]. With higher bias voltage, the carrier concentration of ITO increases due to an increased index change and eventually 'tunes' the switch to its BAR state. This can be proved by the rapid drop of IL at the BAR port after passing $10^{20}\,\mathrm{cm^{-3}}$ since there is efficient index change to make L_B enough longer than L_C so that the light output at the BAR state will remain in the same injection bus. It is also interesting to see that after the carrier concentration passes the epsilon-near-zero (ENZ) point $(6.8\times10^{20}\,\mathrm{cm^{-3}})$, the average channel loss, as well as the ERs, saturate with little improvements. Thus, the ENZ point at 4 V bias voltage is the most energy efficient BAR state, since the optical mode is here most 'spread out' given the vanishing index (i.e., strongest LMI). Our final optimized design and resulting performance parameters of the 2×2 hybrid plasmonic-photonic switch are summarized in Table I.

3. Hybrid Photonic-Plasmonic Router

3.1 Router Performance

The elemental 2×2 switches are interconnected with optical waveguides forming a switching fabric such as an $N \times N$ spatial routing switch or "matrix switch" where N is the number of input ports, as well as the number of output ports. For such an $N \times N$ switching network router, there are

TABLE 1

Critical Design Parameters and Performance List of Two Design Cases. The Energy Consumption is Calculated Based on Capacitor Charging Energy 1/2 CV², and the Switching Time is based on Device RC Delay

Parameter	Values			
Bus Diameter	400 nm × 340 nm			
Switch Diameter	275 nm × 340 nm			
Gap	150 nm			
ITO Height	20 nm			
Oxide Height	16 nm			
Coupling Length	8.9 μ m			
Capacitance	1.63 fF			
Resistance	500 Ω			
Bias Voltage	4 Volt			
Energy per Switching	13.1 fJ			
Switching Time	5.1 ps			
BAR Insertion Loss	2.1 dB			
CROSS Insertion Loss	0.4 dB			
BAR Extinction Ratio	24.2			
CROSS Extinction Ratio	9.3			

several practical architectures or layouts (Benes, Clos, etc). Here we have chosen to build the non-blocking router known as the permutation matrix, whereas the schematic design of this matrix was presented in prior works in [36, Fig. 2(b)], and the specific design of the matrix using 3-waveguide directional-coupler switches was given in [37, Fig. 5], where this 3-waveguide design is employed here. Generally speaking, the permutation matrix has the advantage that no waveguide crossings (intersections) are used throughout in the matrix, but the matrix has the disadvantage that the overall insertion loss between an input-i and an output-j depends upon the length of the optical path traversed between the two inputs, a length that varies depending upon the specific selected i and j pair. In other words, the IL is path dependent.

The total number of 2×2 switches needed for a non-blocking router scales with $(N-1)^2/2$, where N is an odd number of ports of that router [8]. Thus, as a router for an optical mesh network of a NoC requires 4 ports to connect to the north, south, east and west neighbors, and 1 additional port for connection to the local processing core. This results in, eight 2×2 hybrid switches needed to achieve 5×5 non-blocking routing functionality that assumes assigning a random input port to a random output port without disturbing other data streams (Fig. 3). We note that other input ports are still able to maintain connections with the remainders of the output ports without affecting the initially set switches. Moreover, self-communication (communication between same input and output port number, resulting in a U-turn) is forbidden because i) it can be achieved with higher energy- and latency- efficiency with other local (electrical) interconnect links, and ii) avoiding self-communication can simplify the router from N^2 number of switches required for all-to-all connection down to only $(N-1)^2/2$, which can also reduce the average loss of the router.

The operational spectrum results for each output port with respect to cross-coupling from other routing paths are key parameters for signal quality and to assess the WDM ability (Fig. 4). For example, configuring the router to establish the following paths: 1 to 2, 2 to 3, 3 to 4, 4 to 5 and 5 to 1, and injecting a unity laser power ($P_{laser} = 100\%$ a.u.) from port 1, results in the majority of




Fig. 3. The top view and the schematic plot of the 5×5 Port non-blocking optical router. 8 individual 2×2 ITO switches are placed with certain pattern in order to achieve non-blocking routing function. The length of the ITO switches are not to scale.




Fig. 4. Router performance simulation. The router is configured to route the signal from each port to the next one (i.e., port 1 to port 2, port 2 to port 3, etc.). a) Single-wavelength-single-input from port 1 for operation spectrum testing; b) five-wavelength-five-input with each input port assigned to a wavelength for WDM testing with 0.8 nm wavelength spacing. The shaded area in a) represents the 3 dB bandwidth which covers from 1.49 μ m to 1.62 μ m wavelength range.

the signal to be routed to port 2, as designed while the leakage is delivered to the remaining four output ports. The 3 dB spectral (not temporal) bandwidth, i.e., routed signal dropping to -3 dB from maximum, is 106 nm wide on average for all 20 different routing paths (130 nm from 1.49 to 1.62 μm , Fig. 4(a)). The broad bandwidth with an average signal-to-noise ratio (SNR) of 123 resulting in an average channel capacity of $10\times 5\,\text{Gbps}$ ($10\times 6\,\text{Gbps}$ in Fig. 4(a) due to above average bandwidth) per routing path based on CWDM standard across the S, C and L bands with 20 nm wavelength spacing (Fig. 4(a)) and 200 Gbps in total if all five ports are used. Here, the SNR is defined as the power ratio between the signal and the light leakage to the other ports. Furthermore, the data capacity can be improved by using DWDM in C band (1530 \sim 1560 nm wavelength) with 0.8 nm wavelength spacing which supports 40 wavelengths and results in 400 Gbps data capacity per channel (Fig. 4(b)). Note, this data capacity is calculated based on the standard of the 10 Gigabit Ethernet with 10 Gbps data rate per wavelength [38]. However, the ideal Shannon data

TABLE 2

Routing Path Options From Port 3 to Port 4 of the Theoretical Ideal Case. The Router States From Left to Right Represents the Switch States From Switch a to Switch h

Path	Switch States							Loss (dB)	
Options	а	b	С	d	е	f	g	h	
1	_	Bar	Cross	Bar	Bar	_	_	_	6.6
2	-	_	_	Cross	Cross	Cross	Bar	-	3.1
3	-	-	Bar	Cross	Bar	Bar	_	-	6.6

capacity based on the device 3 dB bandwidth and average SNR is about 92 Tbps based on (8), which shows the maximum capacity of a single routing path with advanced coding strategies such as PAM, QAM, and PWM, etc [39]. We note that this router is WDM capability in that is it supports multiple wavelengths per light path. While individual wavelength routing is not possible, multiple premultiplexed wavelength channels could be routed jointly, and post-routing demultiplexed. Doing so increases the data capacity of this particular circuit-switched path by a factor equal to the number of wavelengths used (e.g., 100). This could be exploited in applications such as optical residue computing or optical reduction operations.

Shannon Capacity =
$$BW \cdot \log_2 (1 + SNR)$$
 (8)

The port-to-port crosstalk is tested by injecting five light source in five different wavelengths and we find that the port-to-port crosstalk is at least -13 dB higher than the signal power received by other ports (Fig. 4(b)). Interestingly, different from ring-based WDM optical routers that only support one wavelength at a given time window, the WDM ability of this router allows for multiple wavelengths to be supported simultaneously with no thermal resonance tuning needed. Moreover, the average performance for all 20 different paths is concluded in the next section.

3.2 Operation Strategy

A single 2×2 ITO switch does not consume any active (voltage-driven) energy in its CROSS state operation since the bias signal equals to zero. Here, the ITO layer has dielectric-like properties and exhibits low insertion loss in this 3-waveguide coupler structure just like passive silicon couplers. However, applying the bias voltage changes the ITO layer to its metallic state and the coupling length increases accordingly. Although light cannot be coupled to the bus on the other side due to insufficient coupling length, the high-loss plasmonic mode inflicts some amount of BAR state loss since the optical mode 'bounces' back from the metallic center island (non-zero interaction with the plasmonic mode). As a result, the BAR-states' insertion loss, IL_B , is higher than that for the CROSS state. The loss difference of the BAR and CROSS states of the router allows reconfiguration to reduce the overall routing loss by choosing a path routing with an increases number of CROSS/BAR switching events, when able. For example, to route a signal from input port 3 to output port 4, all the possible routing paths with switch states are listed in Table II and the one with more CROSS state and less BAR state provides the lowest routing loss. Following this routing strategy, the average channel loss for all 20 different routing paths can be reduced to 2.5 dB for single routing path with 1.1 dB as the best case, and 3.2 dB as the worst case. Moreover, a comparison between this hybrid router and other photonic routers is summarized in Table III. Note, even though the response time of the router mainly depends on RC delay of the switch itself, we

TABLE 3

Parameter Comparison Among This Hybrid Photonic-Plasmonic Router and Other Photonic Router Designs. MZI, MRR, and IPS Stand for Mach-Zehnder Interferometer, Micro-Ring Resonator, and Hybrid Photonic-Plasmonic Switch. The Projects of Li [15], Ji [7], Yaghoubi [41] and Jia [8] are Results From Fabricated and Tested Devices, While Dang [42] and This Work are Results Based on Numerical Simulations

Project	X. Li (2013)	R. Ji (2013)	D. Dang (2015)	E. Y. (2016)	H. Jia (2016)	This Work
Key Element	MZI	MRR	MRR	MZI	MRR	HPPS
Element Number	10	16	16	20	8	8
Single Wavelength Data Capacity (Gbps)	32	13	40	20	32 (1280 for WDM)	50 (250 ~ 2000 for WDM)
Energy Consumption (fJ/bit)	781*	_	0.4 (fW/bit)	1442*	68.2	5.2 (1.0 \sim 0.1 for WDM)
Average Loss (dB)	2.4	1*	1.6*	6.0*	16.5	2.5
Maximum Loss (dB)	9.6	-	2.4*	8.4*	18.3	3.2
Area (um²)	9.6×10^{5}	4.6×10^{5}	_	_	4.8×10^{5}	200
3 dB Bandwidth (nm)	40	0.4	**	100	0.6	106
SNR	24	10	-	34	11	123
Switching Time (ps)	10 ⁶ /10 ^{3***}	-	100	-	2×10^7	100

^{*} Numbers are not directly given and calculations or approximations are used to obtain the values.

limited the switching speed up to 10 GHz which is commonly accepted in the optical communication community with the concern of heat dissipation and energy efficiency [1], [40].

4. Conclusion

In summary, we designed and analyzed a hybrid photonic-plasmonic non-blocking broadband on-chip router on a Silicon photonics platform. The router response time (0.1 ns) and high-energy efficiency (1.0 and 0.1 fJ per switching for CWDM and DWDM respectively) are enabled by hybridizing plasmonics with a photonic device. In comparison with microring- and Mach Zehnder-based photonic routers, this router operates over a broadband 3-dB signal discrimination bandwidth over 100 nm allowing up to 2 Tbps theoretical noisy Shannon channel capacity. The design is enabled by a hybrid photonics-plasmonic integration strategy featuring cascaded 3-waveguide-based 2 \times 2 switches, utilizing ITO's strong voltage-controlled index tunability. Using these plasmonic switches allows compact router designs of 200 μm^2 footprint and 10^2 times area-utilization improvement. The high performance and scalability of this router are promising features for large-scale multi-core optical networks requiring all-optical routing applications.

^{**} This device only operates at two certain wavelengths: 1547.5 and 1550 nm.

^{***} This device allows both slow (μ s) and fast (ns) switching by thermal and electrical tuning.

References

- [1] D. A. Miller, "Attojoule optoelectronics for low-energy information processing and communications," *J. Lightw. Technol.*, vol. 35, no. 3, pp. 346–396, Feb. 2017.
- [2] H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Power challenges may end the multicore era," *Commun. ACM*, vol. 56, no. 2, pp. 93–102, 2013.
- [3] J. Henkel, H. Khdr, S. Pagani, and M. Shafique, "New trends in dark silicon," in *Proc. 52nd Annu. Des. Autom. Conf.*, Jun. 2015, Paper 119.
- [4] B. W. Kim, H. H. Lee, J. H. Lee, and B. T. Kim, Wavelength Division Multiplexing-Passive Optical Network System, U.S. Patent 9,008,513, 2015.
- [5] G. P. Agrawal, Fiber-Optic Communication Systems, vol. 222. Hoboken, NJ, USA: Wiley, 2012
- [6] V. K. Narayana, S. Sun, A. H. A. Badawy, V. J. Sorger, and T. El-Ghazawi, "MorphoNoC: Exploring the design space of a configurable hybrid NoC using nanophotonics," *Microprocessors Microsyst.*, Mar. 2017.
- [7] R. Ji, J. Xu, and L. Yang, "Five-port optical router based on microring switches for photonic networks-on-chip," *IEEE Photon. Technol. Lett*, vol. 25, no. 5, pp. 492–495, Mar. 2013.
- [8] H. Jia et al., "Five-port optical router based on silicon microring optical switches for photonic networks-on-chip," *IEEE Photon. Technol. Lett.*, vol. 28, no. 9, pp. 947–950, May 2016.
- [9] D. A. Miller, "Device requirements for optical interconnects to silicon chips, *Proc. IEEE*, vol. 97, no. 7, pp. 1166–1185, Jul. 2009.
- [10] P. K. Hamedani, N. E. Jerger, and S. Hessabi, "QuT: A low-power optical network-on-chip," in *Proc. 8th IEEE/ACM Int. Symp. Netw.-on-Chip*, Sep. 2014, pp. 80–87.
- [11] K. Liu, S. Sun, A. Majumdar, and V. J. Sorger, "Fundamental scaling laws in nanophotonics," *Scientific Rep.*, vol. 6, 2016, Art. no. 37419.
- [12] C. Sun et al., "DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling," in Proc. 6th IEEE/ACM Int. Symp. Netw. Chip, 2012, pp. 201–210.
- [13] H. M. G. Wassel *et al.*, "Opportunities and challenges of using plasmonic components in nanophotonic architectures," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 2, no. 2, pp. 154–168, Jun. 2012.
- [14] G. V. Treyz, P. G. May, and J. M. Halbout, "Silicon Mach–Zehnder waveguide interferometers based on the plasma dispersion effect," Appl. Phys. Lett., vol. 59, no. 7, pp. 771–773, 1991.
- [15] X. Li et al., "Mach-Zehnder-based five-port silicon router for optical interconnects," Opt. Lett., vol. 38, no. 10, pp. 1703–1705, 2013.
- [16] C. Ye, S. Khan, Z. R. Li, E. Simsek, and V. J. Sorger, "λ-size ITO and graphene-based electro-optic modulators on SOI," IEEE J. Selt. Topics Quantum Electron., vol. 20, no. 4, pp. 40–49, Jul./Aug. 2014.
- [17] S. K. Pickus, S. Khan, C. Ye, Z. Li, and V. J. Sorger, "Silicon plasmon modulators: Breaking photonic limits," *IEEE Photonic Soc.*, vol. 27, no. 6, pp. 4–10, 2013.
- [18] C. Huang, S. Pickus, R. Lamond, Z. Li, and V. J. Sorger, "A sub-λ size modulator beyond the efficiency-loss limit," IEEE Photon. J., vol. 5, no. 4, Aug. 2013, Art. no. 2202411.
- [19] Z. Ma, Z. Li, K. Liu, C. Ye, and V. J. Sorger, "Indium-tin-oxide for high-performance electro-optic modulation," *Nanophotonics*, vol. 4, no. 1, pp. 198–213, 2015.
- [20] K. Liu, N. Li, D. K. Sadana, and V. J. Sorger, "Integrated nanocavity plasmon light sources for on-chip optical interconnects, ACS Photon., vol. 3, no. 2, pp. 233–242, 2016.
- [21] C. Ye, K. Liu, R. A. Soref, and V. J. Sorger, "A compact plasmonic MOS-based 2×2 electro-optic switch," Nanophotonics, vol. 4, no. 3, pp. 261–268, 2015.
- [22] Z. Ma, M. H. Tahersima, S. Khan, and V. J. Sorger, "Two-dimensional material-based mode confinement engineering in electro-optic modulators," *IEEE J. Sel. Topics Quantum Electron.*, vol. 23, no. 1, pp. 81–88, Jan./Feb. 2017.
- [23] M. H. Tahersima and V. J. Sorger, "Enhanced photon absorption in spiral nanostructured solar cells using layered 2D materials," *Nanotechnology*, vol. 26, no. 34, 2015, Art. no. 344005.
- [24] A. Fratalocchi et al., "Nano-optics gets practical," Nature Nanotechnol., vol. 10, pp. 11–15, 2015.
- [25] V. J. Sorger, D. Kimura, R.-M. Ma, and X. Zhang, "Ultra-compact silicon nanophotonic modulator with broadband response," *Nanophotonics*, vol. 1, pp. 17–22, 2012.
- [26] N. Li, K. Liu, V. J. Sorger, and D. K. Sadana, "Monolithic III-V on silicon plasmonic nanolaser structure for optical interconnects," *Scientific Rep.*, vol. 5, 2015, Art. no. 14067.
- [27] K. Liu and V. J. Sorger, "Electrically-driven carbon nanotube-based plasmonic laser on silicon," Opt. Mater. Exp., vol. 5, no. 9, pp. 1910–1919, 2015.
- [28] H. Zhao, Y. Wang, A. Capretti, L. Dal Negro, and J. Klamkin, "Broadband electroabsorption modulators design based on epsilon-near-zero indium tin oxide," *IEEE J. Sel. Topics Quantum Electron.*, vol. 21, no. 4, pp. 192–198, Jul./Aug. 2015
- [29] S. Sun, A. H. A. Badawy, V. Narayana, T. El-Ghazawi, and V. J. Sorger, "The case for hybrid photonic plasmonic interconnects (HyPPIs): Low-latency energy-and-area-efficient on-chip interconnects," *IEEE Photon. J.*, vol. 7, no. 6, Dec. 2015, Art. no. 4801614.
- [30] S. Sun, V. K. Narayana, A. Mehrabian, T. El-Ghazawi, and V. J. Sorger, A universal multi-hierarchy figure-of-merit for on-chip computing and communications. 2016, Art. no. 02486. [Online]. Available: arXiv preprint arXiv:1612
- [31] V. K. Narayana, S. Sun, A. Mehrabian, V. J. Sorger, and T. El-Ghazawi, HyPPI NoC: Bringing hybrid plasmonics to an opto-electronic network-on-chip. 2017, Art. no. 04646. [Online]. Available: arXiv preprint arXiv:1703
- [32] A. Mehrabian, S. Sun, V. K. Narayana, V. J. Sorger, and T. El-Ghazawi, D3NOC: Dynamic data-driven network on chip in photonic electronic hybrids. 2017, Art. no. 06721. Online]. Available: arXiv preprint arXiv:1708
- [33] R. F. Oulton, V. J. Sorger, D. A. Genov, D. F. P. Pile, and X. Zhang, "A hybrid plasmonic waveguide for subwavelength confinement and long-range propagation," *Nature Photon.*, vol. 2, no. 8, pp. 496–500, 2008.

- [34] R. Amin et al., "A deterministic guide for material and mode dependence of on-chip electro-optic modulator performance," Solid-State Electron., vol. 136, pp. 92–101, 2017.
- [35] J. P. Donnelly, H. A. Haus, and N. Whitaker, "Symmetric three-guide optical coupler with nonidentical center and outside guides," *IEEE J. Quantum Electron.*, vol. 23, no. 4, pp. 401–406, Apr. 1987.
- [36] R. Soref, "Properties of the terminated optical crossbar matrix," Appl. Opt., vol. 15, no. 12, pp. 2950–2951, 1976.
- [37] R. Soref, "Mid-infrared 2 x 2 electro-optical switching by silicon and germanium three-waveguide and four-waveguide directional couplers using free-carrier injection," *Photon. Res.*, vol. 2, no. 5, pp. 102–112, 2014.
- [38] IEEE Standard For Ethernet, IEEE Standard 802.3-2015.
- [39] C. E. Shannon and W. Weaver, The Mathematical Theory of Communication. Champaign, IL, USA: Univ. Illinois, 1998.
- [40] C. Sun *et al.*, "Single-chip microprocessor that communicates directly using light," *Nature*, vol. 528, no. 7583, pp. 534–538, 2015.
- [41] E. Yaghoubi and M. Reshadi, "Five-port optical router design based on Mach–Zehnder switches for photonic networks-on-chip," J. Adv. Comput. Res., vol. 7, no. 3, pp. 47–53, 2016.
- [42] D. Dang, B. Patra, R. Mahapatra, and M. Fiers, "Mode-division-multiplexed photonic router for high performance network-on-chip," in *Proc. 28th Int. Conf. VLSI Des.*, Jan. 2015, pp. 111–116.