


# Design and Analysis of InP-Based Waveguide Uni-Traveling Carrier Photodiode Integrated on Silicon-on-Insulator Through Al<sub>2</sub>O<sub>3</sub> Bonding Layer

Volume 6, Number 5, October 2014

B. Gao  
H. Wang  
C. Y. Liu  
Q. Q. Meng  
Y. Tian  
K. S. Ang  
J. H. Si



DOI: 10.1109/JPHOT.2014.2352640  
1943-0655 © 2014 IEEE

# Design and Analysis of InP-Based Waveguide Uni-Traveling Carrier Photodiode Integrated on Silicon-on-Insulator Through Al<sub>2</sub>O<sub>3</sub> Bonding Layer

B. Gao,<sup>1,2</sup> H. Wang,<sup>2,3</sup> C. Y. Liu,<sup>2</sup> Q. Q. Meng,<sup>2</sup> Y. Tian,<sup>2</sup>  
K. S. Ang,<sup>2</sup> and J. H. Si<sup>1</sup>

<sup>1</sup>Key Laboratory for Physical Electronics and Devices of the Ministry of Education, Shaanxi Key Lab of Information Photonic Technique, School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China

<sup>2</sup>Temasek Laboratories @NTU (TL@NTU), Nanyang Technological University, Singapore 637553

<sup>3</sup>NOVITAS, Nanoelectronics Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798

DOI: 10.1109/JPHOT.2014.2352640

1943-0655 © 2014 IEEE. Translations and content mining are permitted for academic research only.

Personal use is also permitted, but republication/redistribution requires IEEE permission.

See [http://www.ieee.org/publications\\_standards/publications/rights/index.html](http://www.ieee.org/publications_standards/publications/rights/index.html) for more information.

Manuscript received June 25, 2014; revised August 6, 2014; accepted August 7, 2014. Date of publication August 28, 2014; date of current version September 11, 2014. This work was supported by NTU-A\*STAR Silicon Technologies Centre of Excellence and the China Scholarship Council under a student grant. Corresponding author: H. Wang (e-mail: ewanghong@ntu.edu.sg).

**Abstract:** Thermal resistance and optical evanescent coupling of InP-based waveguide uni-traveling carrier photodiode (UTC-PD) integrated on silicon on insulator (SOI) through novel Al<sub>2</sub>O<sub>3</sub> bonding layer have been investigated with a constant heat spreading model and optical beam propagation method (BPM), respectively. Compared to UTC-PD integrated on SOI through conventional SiO<sub>2</sub> bonding layer, there is a significant reduction (up to ~70.41%) in terms of the total thermal resistance for the same structure through Al<sub>2</sub>O<sub>3</sub> bonding layer. On the other hand, based on the evanescent coupling simulation and analysis with BPM, as compared to SiO<sub>2</sub> bonding scheme, no compromise in optical coupling efficiency was found by using Al<sub>2</sub>O<sub>3</sub> bonding layer. Our results suggest that Al<sub>2</sub>O<sub>3</sub> bonding layer could be a promising candidate for high-power and high-speed III–V photonic devices integrated on SOI, where thermal dissipation is a major concern.

**Index Terms:** Silicon nanophotonics, photodetectors, uni-traveling carrier photodiodes.

## 1. Introduction

CMOS compatible silicon photonics technology using silicon-on-insulator (SOI) substrate has advanced rapidly in recent years [1]–[6]. The main drawback of silicon is in light emission and detection. While III–V compound semiconductors are more suitable for light emission and detection application in optical communication system [7], [8]. The heterogeneous integration of III–V materials on SOI through wafer bonding is a promising approach to realize integrated photonic devices with high performances [9], [10]. Generally, SiO<sub>2</sub> is a popular choice as the intermediate bonding layer for high quality wafer bonding [9], [11], [12]. However, the low thermal conductivity of SiO<sub>2</sub> (1.46 W/mK) will affect the heat dissipation [13]. In addition, adhesive bonding with benzocyclobutene (BCB) has also been used to integrate III–V epitaxial structure onto SOI in terms of high bonding strength and bonding quality [5], [14]. Nonetheless, the thermal conductivity of




Fig. 1. Schematic of InP-based UTC-PD integrated on SOI through Al<sub>2</sub>O<sub>3</sub> bonding layer (not to scale).

BCB (0.29 W/mK) is even poorer [15] and the device heating is a concern for InP/BCB/SOI platform. Recently, we have reported low temperature heterogeneous InP bonding on Si wafer with Al<sub>2</sub>O<sub>3</sub> intermediate bonding layer [16], [17]. Al<sub>2</sub>O<sub>3</sub> is a promising candidate for intermediate bonding layer with better thermal conductivity (25–50 W/mK) which is at least 17 times higher than that of SiO<sub>2</sub> (1.46 W/mK) [16], [18]. Hence, Al<sub>2</sub>O<sub>3</sub> bonding layer has potential applications for improving the performance and reliability of III–V on silicon photonics integrated devices such as semiconductor lasers and photodiodes.

Recently, InP-based waveguide uni-traveling carrier photodiodes (UTC-PDs) integrated on SOI platform has been demonstrated with promising applications [19]. In the UTC-PD, only high-velocity electrons are the active carriers, which increase the device bandwidth and reduce the space charge effect. These factors result in high saturation output power and high speed simultaneously [20]. For high power application, high bias and high optical power are normally applied on the UTC-PD. For example, recently we have demonstrated a high photocurrent of 160 mA under 6.5 V reverse bias voltage from a fabricated top-illuminated InP/InGaAs UTC-PD under optical pumping of 1 W [21]. The device also presented a large 3 dB bandwidth of 62.5 GHz [21]. Significant joule heating are produced which often leads to thermal failure in the realization of compact devices [22]. Therefore, for InP-based UTC-PD integrated on SOI, the thermal property of the device could be the main design concern, which may potentially affect the device performance and reliability. In addition, better thermal conductivity of Al<sub>2</sub>O<sub>3</sub> as the bonding layer will also be beneficial to other photonic devices integrated on SOI platform, such as laser diodes, whose threshold current and output power are very sensitive to the device heating.

In this work, thermal resistance and optical evanescent coupling of InP-based waveguide UTC-PD integrated on SOI through Al<sub>2</sub>O<sub>3</sub> bonding layer have been investigated with a constant heat spreading model and beam propagation method (BPM), respectively. Compared to UTC-PD integrated on SOI with SiO<sub>2</sub> bonding layer, there is a significant reduction up to ~70.41% in terms of the total thermal resistance for the same structure with Al<sub>2</sub>O<sub>3</sub> bonding layer. On the other hand, based on the evanescent coupling simulation and analysis with BPM, there is nearly no compromise in optical coupling efficiency by using Al<sub>2</sub>O<sub>3</sub> bonding layer. Our results suggest that Al<sub>2</sub>O<sub>3</sub> bonding layer could be a promising candidate for high power and high speed III–V photonic devices integrated on SOI in which thermal dissipation is a major concern.

## 2. Structure Design

The schematic of InP-based UTC-PD integrated on SOI through Al<sub>2</sub>O<sub>3</sub> bonding layer is shown in Fig. 1. The proposed structure is designed on a SOI wafer with a 0.22 μm-thick top Si waveguide layer and a 2 μm-thick buried oxide layer. In our UTC-PD structure design, the 80 nm-thick




Fig. 2. (a) Calculated total thermal resistance  $R_{th\_total}$  as a function of bonding layer thickness. (b) Calculated total thermal resistance  $R_{th\_total}$  as a function of III-V width.

In<sub>0.53</sub>Ga<sub>0.47</sub>As layer acts as the absorption region and the 400 nm-thick InP layer functions as the collection region [23]. The specially designed dipole-doped layers, consisting of 8 nm-thick In<sub>0.53</sub>Ga<sub>0.47</sub>As layer and 8 nm-thick InP layer, were employed at the In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP absorption and collection interface to reduce the current blocking [21], [24]. The n-type metal and p-type metal are placed on the 50 nm-thick In<sub>0.53</sub>Ga<sub>0.47</sub>As contact layer and 120 nm-thick p-type InP contact layer, respectively. Evanescent coupling is used for the single mode incident light to couple into the III-V region in this structure. The length  $L$  of InP-based UTC-PD region is 100 μm. III-V and Si waveguide width are horizontally perpendicular to the light propagation direction. The SOI waveguide is defined by a rib width of 1 μm. The III-V width is varied from 2 μm to 10 μm in accordance with high speed and high photocurrent requirements.

### 3. Results and Discussion

#### 3.1. Thermal Resistance Analysis

The total thermal resistance of InP-based UTC-PD integrated on SOI using Al<sub>2</sub>O<sub>3</sub> or SiO<sub>2</sub> as the bonding layer was calculated by a constant heat spreading model [25]. The total thermal resistance of the device can be represented as the sum of thermal resistance from respective layers. This model has been widely used in hybrid systems and electronic and photonic devices such as metamorphic HBTs and lasers [26], [27]. For the InP-based UTC-PD integrated on SOI structure, light is coupled from beneath SOI waveguide to upper InP-based UTC-PD region, where the heat is produced. Assuming that the SOI wafer is wide enough and the Si has high thermal conductivity (156 W/mK) [28], the total thermal resistance  $R_{th\_total}$  for downward transfer of heat flux from the InP-based UTC-PD region to Al<sub>2</sub>O<sub>3</sub> or SiO<sub>2</sub> bonding layer can be calculated by

$$R_{th\_total} = R_{th(III-V)} + R_{th(Al_2O_3/SiO_2)} \quad (1)$$

where  $R_{th(III-V)}$  is the sum of thermal resistance of the InP-based UTC-PD, including the p-type InP contact layer, the In<sub>0.53</sub>Ga<sub>0.47</sub>As absorption layer, and the InP collection layer.  $R_{th(Al_2O_3/SiO_2)}$  is the thermal resistance of the Al<sub>2</sub>O<sub>3</sub> or SiO<sub>2</sub> bonding layer. The thermal resistance of each layer can be determined by

$$R_{th} = \frac{1}{k} \int_0^{H_i} \frac{dx}{(L+2x)(W+2x)} \quad (2)$$

where  $H_i$  is the thickness of each layer.  $k$ ,  $L$ , and  $W$  are the thermal conductivity, length, and width of a specified slab, respectively. The length of InP-based UTC-PD region  $L$  is 100 μm




Fig. 3. (a) A refractive index schematic of the InP-based UTC-PD integrated on SOI through  $\text{Al}_2\text{O}_3$  bonding layer at  $x = 0 \mu\text{m}$ . (Inset) Cross-section structure of refractive index profile. (b) Mode profile for  $2 \mu\text{m}$ -width III-V width and  $100 \text{ nm}$ -thick  $\text{Al}_2\text{O}_3$  bonding layer. (c) Mode profile for  $10 \mu\text{m}$ -width III-V width and  $100 \text{ nm}$ -thick  $\text{Al}_2\text{O}_3$  bonding layer.

and width  $W$  is varied from  $2 \mu\text{m}$  to  $10 \mu\text{m}$ . The total thermal resistance of the structure along the light propagation was calculated.

Fig. 2(a) and (b) compared the calculated results using (1) and (2) for the total thermal resistance of InP-based UTC-PD integrated on SOI through  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$  bonding layers as a function of bonding layer thickness and III-V active region width. Fig. 2(a) shows that, for UTC-PD/SOI with  $\text{Al}_2\text{O}_3$  bonding layer, the total thermal resistance of the structure is much lower than that with  $\text{SiO}_2$  bonding layer. As the bonding layer thickness increases, there is a significant increase in total thermal resistance of the structure using  $\text{SiO}_2$  bonding layer. However, the total thermal resistance of the structure with  $\text{Al}_2\text{O}_3$  bonding layer is less sensitive to the thickness of the bonding layer. Hence, for the design of our InP-based UTC-PD integrated on SOI, it is not a major concern of the device in thermal dissipation if  $\text{Al}_2\text{O}_3$  bonding thickness is less than  $100 \text{ nm}$ . In Fig. 2(b), the total thermal resistance of the structure with  $10 \mu\text{m}$ -width III-V UTC-PD is significantly lower than the one with  $2 \mu\text{m}$ -width III-V region. For InP waveguide UTC-PD, wider III-V region is beneficial for high photocurrent application. When the III-V width is  $10 \mu\text{m}$  and bonding thickness is  $100 \text{ nm}$ , the total thermal resistance of the UTC-PD/SOI with  $\text{Al}_2\text{O}_3$  bonding layer has a significant reduction  $\sim 70.41\%$  than that with  $\text{SiO}_2$  bonding layer. This is a significant improvement in thermal dissipation for the integrated device using  $\text{Al}_2\text{O}_3$  bonding layer.

On the other hand, III-V UTC-PD with narrower waveguide is desirable for high speed application, since the RC limited bandwidth is high as shown in

$$f_{\text{RC}} = \frac{1}{2\pi C_{\text{PD}}(R_s + R_l)} \quad (3)$$

where  $C_{\text{PD}}$  is the junction capacitance, which is proportional to the device area,  $R_s$  is the PD series resistance, and  $R_l$  is the load resistance ( $50 \text{ Ohm}$  in our network analyzer). Obviously, narrower III-V UTC-PD will have larger bandwidth.

From Fig. 2(b), it can be seen that, when the width of III-V layer is scaled down to  $2 \mu\text{m}$ , the UTC-PD/SOI with  $100 \text{ nm}$   $\text{Al}_2\text{O}_3$  bonding layer shows a  $53\%$  reduction in terms of the total thermal resistance than that using  $\text{SiO}_2$  as the bonding layer.

Compared to the UTC-PD/SOI with conventional  $\text{SiO}_2$  layer, our design of UTC-PD/SOI via  $\text{Al}_2\text{O}_3$  bonding layer is beneficial for both high power and high speed device performance in terms of thermal dissipation. In addition, the bonding process using  $\text{Al}_2\text{O}_3$  layer has no noticeable difficulty, which has been verified by the experimental work carried out in our lab [16]. Furthermore, the process can be easily implemented into fabrication of III-V laser on SOI platform.

### 3.2. Evanescent Coupling Analysis

Although the use of  $\text{Al}_2\text{O}_3$  bonding layer can significantly improve the device thermal property, it is yet unclear whether the device performance such as optical coupling efficiency will be compromised or not. BPM is used to analyze the light evanescent coupling from SOI waveguide to




Fig. 4.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  active region power with  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$  bonding layer, for various III–V widths and bonding layer thicknesses.

InP-based UTC-PD region at  $1.55 \mu\text{m}$  wavelength with a commercial Rsoft BeamPROP software [29]. A single mode incident light launched from Si waveguide and evanescently coupled to the III–V region, as shown in Fig. 1. In the simulation, the refractive indices of Si and  $\text{SiO}_2$  are 3.475 and 1.444, respectively [30]. The refractive index of 1.74618 is used for the  $\text{Al}_2\text{O}_3$  bonding layer, which is between a high index p-type InP layer ( $n_{\text{InP}} = 3.1681$ ) and a Si waveguide [31], [32]. A refractive index schematic of the InP-based UTC-PD integrated on SOI through  $\text{Al}_2\text{O}_3$  bonding layer structure at  $x = 0 \mu\text{m}$  is illustrated in Fig. 3(a) and refractive index profile using BPM is presented in the inset. In order to design the structure, we need to ensure that enough optical mode overlap with the active region which can be absorbed effectively. The fundamental mode profiles in the coupled waveguide structure using 2D modesolver are calculated as an example in Fig. 3(b) and (c). It can be seen that almost all the transverse electric (TE) mode fields reside in III–V active region, when the III–V width is  $2 \mu\text{m}$  and  $10 \mu\text{m}$ . Therefore, the proposed design illustrates the optical mode could experience maximal absorption in the III–V region.

To investigate the coupling efficiency between active and passive materials, coupled normalized power  $\Gamma_i$  in a given region in the  $x$ – $y$  transverse plane is calculated using

$$\Gamma_i = \frac{\int_{H_i} |E_x|^2 dy}{\int |E_x|^2 dy} \quad (4)$$

where  $H_i$  is thickness of the III–V active region, and  $E_x$  is the electromagnetic field of the optical mode over the  $x$ – $y$  plane.

The optical power in the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  active region (UTC-PD absorption region) was computed. Fig. 4 compares the normalized power coupled into  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  region for the InP-based UTC-PD on SOI with  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$  bonding layers. As the bonding layer thickness increases, there is only a slight increase in normalized power in the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  active region. Furthermore, for a given III–V width, the difference of normalized power between the devices using  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$  bonding layers is negligible ( $> 0.1\%$ ). Therefore, by using a high thermal conductivity  $\text{Al}_2\text{O}_3$  as the bonding layer for the InP-based UTC-PD on SOI, we would not expect any compromise in device optical performance.

#### 4. Conclusion

In this work, thermal resistance and optical evanescent coupling efficiency of InP-based waveguide UTC-PD integrated on SOI through  $\text{Al}_2\text{O}_3$  bonding layer have been investigated with a constant heat spreading model and BPM, respectively. Compared to UTC-PD integrated on SOI with  $\text{SiO}_2$  bonding layer, there is a significant reduction up to  $\sim 70.41\%$  in terms of the total thermal resistance for the same structure with  $\text{Al}_2\text{O}_3$  bonding layer. On the other hand, based on the evanescent coupling simulation and analysis with BPM, no compromise in optical coupling

efficiency was found by using Al<sub>2</sub>O<sub>3</sub> bonding layer. The results suggest that Al<sub>2</sub>O<sub>3</sub> bonding layer could be a promising candidate for high power and high speed III–V photonic devices integrated on SOI in which thermal dissipation is a major concern.

## References

- [1] R. Jones *et al.*, “Hybrid silicon integration,” *J. Mater. Sci., Mater. Electron.*, vol. 20, no. 1, pp. 3–9, Oct. 2007.
- [2] D. Liang and J. E. Bowers, “Photonic integration: Si or InP substrates?” *Electron. Lett.*, vol. 45, no. 12, pp. 578–581, Jun. 2009.
- [3] O. Moutanabbir and U. Gosele, “Heterogeneous integration of compound semiconductors,” *Annu. Rev. Mater. Res.*, vol. 40, no. 1, pp. 469–500, Jun. 2010.
- [4] W. Bogaerts *et al.*, “Nanophotonic waveguides in silicon-on-insulator fabricated with CMOS technology,” *J. Lightw. Technol.*, vol. 23, no. 1, pp. 401–412, Jan. 2005.
- [5] G. Roelkens, D. Van Thourhout, R. Baets, R. Nötzel, and M. Smit, “Laser emission and photodetection in an InP/InGaAsP layer integrated on and coupled to a silicon-on-insulator waveguide circuit,” *Opt. Exp.*, vol. 14, no. 18, pp. 8154–8159, Sep. 2006.
- [6] J. Van Campenhout *et al.*, “Electrically pumped InP-based microdisk lasers integrated with a nanophotonic silicon-on-insulator waveguide circuit,” *Opt. Exp.*, vol. 15, no. 11, pp. 6744–6749, May 2007.
- [7] D. Liang and J. E. Bowers, “Recent progress in lasers on silicon,” *Nat. Photon.*, vol. 4, no. 8, pp. 511–517, Aug. 2010.
- [8] H. G. Bach *et al.*, “InP-based waveguide-integrated photodetector with 100-GHz bandwidth,” *IEEE J. Sel. Topics Quantum Electron.*, vol. 10, no. 4, pp. 668–672, Jul./Aug. 2004.
- [9] D. Liang, G. Roelkens, R. Baets, and J. E. Bowers, “Hybrid integrated platforms for silicon photonics,” *Materials*, vol. 3, no. 3, pp. 1782–1802, Mar. 2010.
- [10] M. J. Heck *et al.*, “Hybrid silicon photonics for optical interconnects,” *IEEE J. Sel. Topics Quantum Electron.*, vol. 17, no. 2, pp. 333–346, Mar. 2011.
- [11] B. B. Bakir *et al.*, “Surface-emitting microlaser combining two-dimensional photonic crystal membrane and vertical Bragg mirror,” *Appl. Phys. Lett.*, vol. 88, no. 8, pp. 081113-1–081113-3, Feb. 2006.
- [12] B. Ben Bakir *et al.*, “Electrically driven hybrid Si/III-V Fabry-Pérot lasers based on adiabatic mode transformers,” *Opt. Exp.*, vol. 19, no. 11, pp. 10317–10325, May 2011.
- [13] K. E. Petersen, “Silicon as a mechanical material,” *Proc. IEEE*, vol. 70, no. 5, pp. 420–457, May 1982.
- [14] G. Roelkens *et al.*, “Adhesive bonding of InP/InGaAsP dies to processed silicon-on-insulator wafers using DVS-bis-benzocyclobutene,” *J. Electrochem. Soc.*, vol. 153, no. 12, pp. G1015–G1019, Oct. 2006.
- [15] G. Roelkens *et al.*, “III-V/silicon photonics for on-chip and intra-chip optical interconnects,” *Laser Photon. Rev.*, vol. 4, no. 6, pp. 751–779, Nov. 2010.
- [16] J. Fan *et al.*, “Thermal characteristics of InP-Al<sub>2</sub>O<sub>3</sub>/Si low temperature heterogeneous direct bonding for photonic device integration,” *ECS J. Solid State Sci. Technol.*, vol. 2, no. 9, pp. N169–N174, Jun. 2013.
- [17] P. Anantha and C. S. Tan, “Homogeneous chip to wafer bonding of InP-Al<sub>2</sub>O<sub>3</sub>/Si using UV/O<sub>3</sub> activation,” *ECS J. Solid State Sci. Technol.*, vol. 3, no. 4, pp. P43–P47, Jan. 2014.
- [18] Goodfellow Cambridge Ltd. [Online]. Available: <http://www.goodfellow.com/>
- [19] A. Beling *et al.*, “InP-based waveguide photodiodes heterogeneously integrated on silicon-on-insulator for photonic microwave generation,” *Opt. Exp.*, vol. 21, no. 22, pp. 25 901–25 906, Oct. 2013.
- [20] A. Beling and J. C. Campbell, “InP-based high-speed photodetectors,” *J. Lightw. Technol.*, vol. 27, no. 3, pp. 343–355, Feb. 2009.
- [21] Q. Q. Meng *et al.*, “High-photocurrent and wide-bandwidth UTC photodiodes with dipole-doped structure,” *IEEE Photon. Technol. Lett.*, vol. 26, no. 19, pp. 1952–1955, Oct. 2014.
- [22] N. Duan, X. Wang, N. Li, H. D. Liu, and J. C. Campbell, “Thermal analysis of high-power InGaAs-InP photodiodes,” *IEEE J. Quantum Electron.*, vol. 42, no. 12, pp. 1255–1258, Dec. 2006.
- [23] T. Ishibashi *et al.*, “InP/InGaAs uni-traveling-carrier photodiodes,” *IEICE Trans. Electron.*, vol. E83-C, no. 6, pp. 938–949, Jun. 2000.
- [24] H. Wang and S. Mao, “High speed InP/InGaAs uni-traveling-carrier photodiodes with dipole-doped InGaAs/InP absorber-collector interface,” in *Proc. Int. Conf. IPRM*, pp. 1–32011.
- [25] J. J. Licari and L. R. Enlow, *Hybrid Microcircuit Technology Handbook*, 2nd ed. Park Ridge, NJ, USA: Noyes, 1998.
- [26] H. Yang, H. Wang, K. Radhakrishnan, and C. L. Tan, “Thermal resistance of metamorphic InP-based HBTs on GaAs substrates using a linearly graded In<sub>x</sub>Ga<sub>1-x</sub>P metamorphic buffer,” *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1221–1227, Aug. 2004.
- [27] H. Tan, K. K. Kamath, Z. T. Mi, P. Bhattacharya, and D. Klotzkin, “Analysis of the reduced thermal conductivity in InGaAs/GaAs quantum dot lasers from chirp characteristics,” *Appl. Phys. Lett.*, vol. 89, no. 12, pp. 121116-1–121116-3, Sep. 2006.
- [28] C. J. Glassbrenner and G. A. Slack, “Thermal conductivity of silicon and germanium from 3 K to the melting point,” *Phys. Rev.*, vol. 134, no. 4A, pp. A1058–A1069, May 1964.
- [29] BeamPROP. [Online]. Available: <http://optics.synopsys.com/>
- [30] L. Vivien *et al.*, “Polarization-independent single-mode rib waveguides on silicon-on-insulator for telecommunication wavelengths,” *Opt. Commun.*, vol. 210, no. 1/2, pp. 43–49, Sep. 2002.
- [31] K. Lu, N. J. Manjooran, R.-i. Murakami, and G. Pickrell, *Advances in Synthesis, Processing, and Applications of Nanostructures*. Hoboken, NJ, USA: Wiley, Oct. 2012.
- [32] D. Pasquariello, J. Piprek, D. Lasasosa, and J. E. Bowers, “InP-based waveguide photodetector with integrated photon multiplication,” *Proc. SPIE*, Dec. 2003, vol. 5248, pp. 258–266.