Overcoming Silicon Limitations in Nanophotonic Devices by Geometrical Innovation: Review

Avi Karsenty, *Senior Member, IEEE*

(Invited Article)

***Abstract*—In order to continue to fulfill the ever-increasing demands on ultra-fast microprocessors, a revolution in silicon photonics communication is necessary. Traditional CMOS, FinFET, and GAAFET downsizing techniques have started to near the physical limits of available materials. Although on-chip optical communication presents a promising direction for circumventing the scaling bottleneck, silicon-based solutions are constrained by several factors, such as the element's indirect energy band gap, limited absorption spectrum, native oxide, and more. However, the employment of recent innovative design geometries has enabled the development of a series of silicon nanophotonics and nanoelectronics devices that both overcome these limitations as well as improve on existing physical phenomena. Presented in this comprehensive review is a new, methodical approach showcasing examples of these Si nano-devices, which are part of a larger family of components being developed for optical communication and advanced sensing applications. After presenting stand-alone devices, we discuss concerns, considerations, trends and forecasts regarding their possible integration into nanophotonics modules and platforms.**

***Index Terms*—Comsol Multi-Physics simulations, geometry workaround, indirect band gap overcoming, inter-sub-band transitions (ISBT), nanophotonics and nanoelectronics silicon devices, photonic integrated circuits (PIC).**

I. Introduction

FOR the last five decades, complementary metal-oxide-semiconductor (CMOS) technology has formed the backbone of the semiconductor industry as a whole and the microprocessor industry in particular. Since 2005, traditional CMOS scaling techniques have begun to reach the physical limits [1], [2], [3], [4] of available materials. Additional technologies have appeared over the years, such as the fin field-effect transistor (FinFET) and the Gate-All-Around field-effect transistor (GAAFET) designs. As MOSFET dimensions approach the 3-nanometer scale, a number of problems begin to plague the device. Second order phenomena such as electron migration, quantum tunneling and parasitic capacitances become significant contributing factors to interconnect delay, slowing the communication between on-chip components and decreasing computational power. Additionally, potentials inherent to the material such as thermal voltage do not scale, meaning that the heat dissipated increases exponentially with the on-chip density of MOSFET transistors. Eventually, cooling requirements make the device impractical or untenable.

A number of international groups and research teams have designated on-chip optical communication and interconnects [5], [6], [7] as a promising solution for circumventing the CMOS scaling bottleneck. Optical communication would bring major disruptive solutions for the problems currently faced by CMOS technology, as it would allow for significant reduction in the use of the metal interconnects currently employed as communication lines between on-chip components. This would solve the aforementioned problem of second order phenomena and free up space on the chip surface for the integration of more transistors.

Indeed, optical communication can be scaled down, and enable space free up by replacing complex and sizeable electronic metal interconnects. In addition to size and complexity, optical interconnects can address several other existing issues caused by the metal lines. Among others, one can identify cross-talk, interferences, proximity and density limitations, overheating failure mechanisms, quality and reliability rules constraints, and full integration needs. We now explore some of the above improvements that optical communication can bring in regard to microelectronics architecture.

Efficient scaling is a paramount concern in microelectronics. Metal electronic interconnects such as copper wires require minimal space to be set aside not only for their own dimensions but also for insulation in the vertical and horizontal gaps between them. In contrast, on-chip optical interconnects can be implemented using waveguides, which are much smaller in size. These waveguides are usually several hundred nanometers wide and require some place in between them, as do traditional lines; however, this still more efficient spatial usage than metal lines. Waveguides can be stacked in a more compact way than metal lines. Typically made from materials such as silicon oxide or polymers, the waveguides can be fabricated directly on the chip substrate, where they direct the optical signals and allow for compact routing of data within the chip.

Metal electronic interconnects require the splitting of lines to reduce currents and prevent overheating failure mechanisms such as self-heating and electro-migration. In addition, quality

Manuscript received 15 May 2023; revised 22 June 2023; accepted 10 July 2023. Date of publication 13 July 2023; date of current version 15 August 2023. The development of the AFM-NSOM dual-mode tip photodetector (Figures 13 to 17) was supported by the Israel Innovation Authority (IIA) under Grant 74788 (JCT) and Grant 74761 (BIU), and is under Patent number US 11,169,176 B2.

The author is with the Nanotechnology Center for Research and Education and the Applied Physics/Electro-Optics Engineering Department, Lev Academic Center – Jerusalem College of Technology, Jerusalem 9116001, Israel (e-mail: karsenty@g.jct.ac.il).

Digital Object Identifier 10.1109/JPHOT.2023.3295077

and reliability rules may also require further enlargement of the lines even after splitting. Crucially, this complexity increases as the number of interconnections and data paths grow. On the other hand, optical communication can easily deliver multiple data streams through a single waveguide, eliminating the need for different layers of wiring and simplifying the routing process.

Another concern addressed by optical communication is the proximity and sometimes high density of metal interconnects causing non-desirable interferences and crosstalk due to electromagnetic coupling. This tendency is mitigated in optical communication since the light signals do not interact with each other in the same way (different wavelengths, polarization modes, etc …). Consequently, optical interconnects can be packed more closely together, enabling higher data transfer density within a given area on the chip.

Eventually, the coexistence of electronic and optical components on the same wafer can simplify and improve the chip performance. For example, lasers, modulators, and photodetectors can be directly integrated on a silicon substrate beside electronic components. By integrating these optical components with other chip elements, space can be saved as there is no need for separate, external optical devices [7].

Although technological advancement has already pushed silicon based computing to its physical speed and size limits [4], further innovations are still expected to be based on this cheap, widely available material, which makes up almost 28% of the Earth's crust [8], [9], [10]. Pushing silicon beyond its current boundaries will require replacing electronic systems with photonic ones [11], [12], [13], [14], and advancements in the field of silicon photonics integrated circuits (PICs) [6], [7] in order to combine optical signals with electronic data processing. As expected, development of these devices for use in the next generation of ultrafast computers is proceeding in concert with more general efforts to develop the next generation of optoelectronic communication systems. Recently published roadmaps outlining silicon photonics' future [5], [12], [15], [16] discussed the various innovations and benefits expected to result from further development.

Silicon has long been the material of choice for nanophotonic devices due to its well-established fabrication technology, high refractive index, and compatibility with CMOS electronics. The field of silicon photonics has made great strides since its inception in the 1980s [12], and at the beginning of the 21th century [17] more and more start-ups are working in the area. However, silicon has some limitations in terms of its light-emitting and light-absorbing capabilities, as it is a priori limited by its indirect band gap. One may classify the effects of silicon's limitations according to their impacts on three types of devices which are the building blocks of the optical communication chain: light emitting devices, light guiding devices (waveguides) and light receiving devices (sensors):

- *Light emitting devices* – Regarding light emitting devices, their main constraint is the fact that silicon possesses an indirect band gap between the conduction and valence bands, preventing radiative recombination. For this reason, it is difficult to obtain light emission in standard monocrystalline silicon.
- *Light guiding devices* – In the context of light guiding devices (waveguides), silicon's well-known low absorption range, usually thought of as a constraint, can be considered a benefit for several reasons. In the near-infrared wavelength range used in silicon photonics such low absorption allows for better efficiency of the signal propagation through the waveguide. Because of this low absorption, the light experiences minimal loss as it propagates, leading to longer transmission distances without significant degradation. This is crucial for maintaining signal integrity, reducing crosstalk between neighboring waveguides, enabling high-performance optical communication and energy efficiency without additional amplification, and proper integration with other photonic components.
- *Light receiving devices* – Lastly, in contrast to passive waveguides (for which a low absorption is generally preferred as it enables reliable and efficient signal transmission, as outlined above), in the case of light receiving devices a high light absorption is desired. This holds particularly for photodetectors or modulators, where it is necessary for efficient device operation.

While some researchers have been looking for alternative III-V compound semiconductors (like GaAs, and InP) in addition to silicon components [18], [19], others tried to produce CMOS compatible silicon photonic devices using specially adapted materials and configurations. However, these efforts did not always meet with the greatest of success and had serious replicability issues. Three decades ago, a material in the form of porous silicon [20], [21], [22], which would enable limited controlled luminescence in the visible range at room temperature, was developed [23]. Other studies were conducted on electroluminescence effects while using hot electrons to impact the pinch-off configuration in MOS devices [24], [25]. Yet another hot electron-based attempt was to track the radiative intra-conduction relaxation [26] and the impact ionization [27] mechanisms, which led to radiative recombination of electron-hole pairs. In addition to electroluminescence [28], photoluminescence was also studied, using silicon quantum well structures [29], [30], [31], [32].

Over the years, many important books [33] (including recent ones [34], [35]), extensive reviews [14], [36], [37], Moore's law forecasts [1], [2], [3], [4], perspective analyses [38], and roadmaps [5], [12], [15], [16] covering the domain of silicon photonics [39], [40] have been published and presented to the Scientific Community. Of course, hundreds of articles were published as well, and it is not realistic to address all of them. Indeed, as part of our review, we will survey the four existing trends for overcoming silicon's limitations, as well as an innovative fifth strategic direction in Si nano-photonics. In the past, similar reviews focused on specific items like coupling, switching and modulation challenges [41]. Here we extend the approach to cover most of silicon photonics' needs. For convenience, Fig. 1 shows the presented review structure, which is further detailed in the paragraphs below. Taking into account the progress made over the last few decades, the strategies available today can be categorized into four complementary areas, with a fifth one suggested on our part:



Fig. 1. Schematic chart presenting the reviewing structure of the article. Starting from a mapping of silicon's limitations for photonics usage, and going through existing tried solutions (upper orange background part), the article will propose a methodical approach of 5-levels architecture (lower blue background part), all using special shapes and geometry to overcome silicon photonics limitations.

1) Alternative materials and low dimensional structures: As mentioned above, silicon is a commonly used material in photonics devices, but it has limitations in terms of its light-emitting and light-absorbing capabilities. One solution is to employ complementary materials which have better optical properties such as III-V semiconductors, like gallium arsenide (GaAs) [36], [42], [43], [44] and indium phosphide (InP) [45], [46]. 2D materials [47] such as graphene [48], [49] and transition metal dichalcogenides (TMDCs) [50] are also candidates, and gallium nitride (GaN) [51] has also been investigated. The integration of these materials into silicon-based devices enables the creation of hybrid structures that offer superior performance. Some attempts have used modified silicon structures such as porous silicon [20], [21], [22], amorphous silicon [52] and combined silicon-germanium [53], [54], [55]. Older alternative materials included solutions such as polymers [56], organic light-emitting diode (OLED) [57], [58], and carbon nanotubes (CNT) [59] as replacements for transistors. Recently, researchers from Massachusetts Institute of Technology (MIT) presented a new material called cubic boron arsenide (CBA) [60] to overcome the holes limitation. However, the material was fabricated and tested in very small laboratory batches. Table I summarizes the main material alternative options.

TABLE I
MAIN ALTERNATIVE CANDIDATES FOR SILICON PHOTONICS

Type	Alternative Candidate	Status and Main Applications
Silicon-modified structures	**Amorphous Silicon** [52]	Amorphous silicon structure. Low-loss passive devices: Waveguides (WG), power-splitters, tapers, ring resonators, micro-cavity resonator, and Mach–Zehnder interferometers
	Porous Silicon [20] [21] [22]	Porous silicon structure. Effect of Electroluminescence. Not always repeatable. Micro-cavity resonators.
	Silicon Germanium (SiGe) [53] [54] [55]	Modulators for Telecom. Lasers for Datacom. Photovoltaic. Extension to Near-to Mid-Infra-Red (NIR to MIR).
III-V Compound Semiconductors	**Gallium Arsenide** (GaAs) [36] [42] [43] [44]	Expensive and brittle. Insulation layers are complex. Used where Si is not sufficient. Detectors, Lasers, Quantum-cascade lasers (QCLs) for Defense
	Indium Phosphide (InP) [45] [46]	Microwave (MW) photonics, free space laser communications, light detection & ranging (Lidar).
	Gallium Nitride (GaN) [51]	RF photonics for Defense. Advanced LEDs for Energy.
	Cubic Boron Arsenide (CBA) [60]	New attempt. Overcoming electron-hole limitations and overheating. Heterojunctions, photovoltaic devices, NIR light detection.
Low Dimensionality Materials	**Graphene** [48] [49]	Si-graphene hybrid photonics. Modulators and photodetectors. Plasmonic nano-cavities, silicon nano-wires solar cells, quantum well lasers. Meta-material structures
	Transition Metal Dichalcogenides (TMDCs) [50]	Photo-response mechanisms: photodetectors, photovoltaics and light emitting devices
	Carbon Nanotube (CNT) [59]	CNT-based photodetectors. Sub-10 nm channel length transistors.
Organic Materials	**Polymers:** Si-organic-hybrid (SOH), plasmonic-organic-hybrid (POH) [56], OLED [57], biodegradable photonics [67]	Optical modulators

2) New fabrication techniques: Traditional microfabrication techniques such as photolithography and electron beam lithography are limited in terms of the resolution and complexity of the structures which can be created through them. In cases where resolution accuracy is a limiting factor, a number of emerging techniques offer higher resolution, complexity and greater control over the dimensions and shapes of nanoscale structures. Examples include nanoimprint lithography [61], [62],

focused ion beam (FIB) milling [63], direct laser writing, and extreme ultra-violet lithography (EUVL) [64], [65], [66].

3) Novel device architectures: New device architecture offers another work-around for some of the limitations of silicon-based devices [68]. For example, instead of using traditional optical waveguides, one can employ photonic crystal [69] or plasmonic waveguides [70], which can offer greater confinement and lower losses. Similarly, conventional light emitters such as LEDs or laser diodes can be replaced by light sources such as quantum dots or nanowire LEDs [71], [72], which can offer higher efficiency and lower power consumption. There are several photonic device architectures. Each one of them usually uses different electro-optic effects and mechanisms to manipulate optical signals for sensing, receiving, modulating, switching, and/or other functions. The specific architecture chosen will depend on the desired application, performance requirements, and compatibility with the materials and technologies employed. Among others, one can identify the following communication and sensing system architectures. In optical sensing applications, various electro-optic device architectures are employed such as Fabry-Perot interferometers [73] and fiber Bragg gratings [74]. Interferometric sensors are used to detect physical quantities such as strain, temperature, or pressure. Such sensors rely on the interaction of light with the electro-optic properties of the sensing elements to provide accurate measurements. For control of optical signals routing, various architectures can be employed for optical switches, including microelectromechanical systems (MEMS) [75], liquid crystal-based switches [76], and semiconductor optical amplifiers (SOA) [77]. Usually, such switches use electrical control signals to manipulate the optical path of signals, allowing for efficient switching between different optical channels or paths.

4) Nanoscale structures: Structures with dimensions on the nanoscale are capable of manipulating light in ways beyond the reach of conventional optics. For example, photonic crystals can be used to create photonic bandgaps that prohibit certain wavelengths of light from propagating through the material [78], [79], [80]. Similarly, plasmonic structures can be used to confine and enhance the electromagnetic fields in very small volumes. However, such structures are only part of a full solution-flow we propose in the next paragraph.

Overall, it appears that the key to overcoming the limitations of silicon in nanophotonic devices is to use a combination of these four strategies in a creative and methodical way, taking advantage of the latest advances in materials science, nanofabrication, and device engineering. A fifth alternative, methodical, and strategic direction is now proposed as an added value of the review:

5) Methodical geometry innovation: Smart engineering of a silicon device geometry can enable it to mimic certain physical properties usually obtained with alternative materials. Manipulation of the light can also be done by changing the geometry and the dimensions of a structure or of a device. For example, silicon waveguides are usually rectangular shaped in order to limit the number of optical modes capable of propagating inside. Changing the shape of the waveguide will enable the manipulation of light polarization and dispersion. Another example of light confinement is the use of specially shaped nano-structures such as nano-wires, nano-tubes, and nano-disks. Then one can confine the light in extremely small volumes. Extending the idea, such methodical exploitation of the geometric properties of special structures and adapted shapes may constitute a new approach. We will present several specific geometries which completely alter the behavior and the applications of nano-devices, transforming them from regular nano-electronic devices into nano-photonic ones. Then, we will expand our discussion into the area of methodology, outlining five phases of development in a bottom to top approach: 1) quantum-based or nanoscale structure, 2) photonic device, 3) photonic module, 4) photonic platform and 5) photonic products designed kits (PDKs). This review presents several representative examples, out of more than forty components currently developed by our team, of nanoscale silicon-based devices whose special geometrical structure enables them to overcome silicon's limitations as well as to reinforce physical phenomena (absorption and emission spectra). These devices were all initially simulated using Comsol [81], following which they were fabricated and tested.

II. Tailored Geometrical Shapes in Nano-Devices

When compared to replacing silicon with alternative materials (Table I), implementing adapted geometries in relevant nano-devices can serve as a simpler workaround of silicon's limitations. Out-of-the-box thinking is critical in the design process, as will be seen in the following examples of creatively shaped, high-performance devices. Such devices, based on smart independent structures, and connected to form modules, will enable future integration into existing platforms.

A. State-of-the-Art Geometry Attempts and Tailored Solutions

As presented below in the sub-classification, over the last three decades, researchers have tailored many smart devices using various special adapted shapes and/or geometry. Since many of these research teams worked in parallel, and specialized in different types of devices (waveguides, sensors, lasers etc …), these state-of-the-art devices usually appeared as a local solution to an existing concern or need. Surveying the literature, it is difficult to identify a fully-fledged vision of developing a complete family of devices based on geometric architecture. However, as mentioned in the introduction, one does point out some major application domains for which geometry is of crucial consideration in photonic device design: 1) Light-emitting components of quantum-based structures, in which the control of the layer thickness and distance between wells are important; 2) Photonic waveguides and fibers in which core geometry, angles and refractive indexes are primordial to prevent losses (i.e., optical interconnects); 3) Light sensors, modulators and more; and lastly one can find 4) Sensing scanning tips for surface super-resolution.

1) Light-Emitting Devices of Quantum-Based Structures: Quantum-based structures served as the basis for light-emitting devices. Quantum wells, quantum wires and quantum dots,

mainly in GaAs [82] but also in Si [83], [84], [85], were unsurprisingly at the center of geometry-related research. The layers thickness in nanoscale range is critical for enabling quantum effects. In addition to the thickness, additional parameters like dopants influence were checked with time [86]. Several research teams (like Prof. Krishna Saraswat's at Stanford University) focused on the integration of quantum wells in MOSFET [87] for light emission purpose, employing a high-k dielectric material [88].

2) Waveguides and Fibers as Photonics Interconnects: Photonics interconnects are the best candidates to replace the metal interconnects ubiquitous in the microelectronics industry. This is why massive efforts have been invested over the years in the development of viable solutions for "wiring" through waveguides, in particular in the Mid-Infra-Red (MIR) domain [89]. Studies have been performed not only on the wavelength range, but also on the waveguide shape: recently, triangular cross-section waveguides (as opposed to the standard circular ones) were studied [90].

3) Sensing Components as Light-Receiving Devices: The third main category of silicon photonics components is that of silicon light-receiving devices and sensors [91], or integrated silicon light sensors [92], [93]. With devices from these three topics, we can close the basic loop of emitter-medium-receiver purely through silicon photonics components: light emitters, waveguides, and light detectors.

4) Surface Scanning Components for Super-Resolution: The sensing domain for surface scanning has become more important with time [94]. Other sensing components have been developed for near field super-resolution as opposed to standard optical communication. For example, two decades ago, a pyramid-shaped silicon photodetector with a subwavelength aperture was developed in for Near Field Scanning Optical Microscopy (NSOM) sensing [95]. The photodetector, realized with conventional microelectronics technology, is located on top of a high pyramid, enabling detection of reflected as well as transmitted light. The device is an example of a very cleverly shaped component designed with out-of-the-box thinking.

In super-resolution sensing, the photo-induced force microscopy is a very accurate optical force sensing technology, capable to achieve very accurate nearfield sensing [96]. Also, Si photonics have been widely applied to artificial intelligence [97], [98], optical calculation (optical deep learning network) [99], [100], Light Detection and Ranging (LiDAR) [101], [102], and more and which are all important applications of Si photonics. Since the domain of Si photonics is continuously evolving, there could also be many important sub-fields of Si photonics which were unintentionally forgotten.

In addition to above State-of-the-Art geometry tailored solutions for photonic devices, additional emerging Si photonic domains appeared such as topological optics [103], exceptional point [104], Mie-optics [105] and more, and which enabled also the development of innovative photonic devices. Topological optics, which was identified as a rapidly growing field, explores unique light propagation phenomena and devices, and based on the topological properties of materials. While silicon is not an inherently topologically non-trivial material, it can be combined with other materials or structures to realize topological photonic devices.

Among silicon photonics devices based on topological optics, one can find the topological insulator-based waveguides [106], lasers, photonic crystals and Metamaterials. Realization of silicon photonics devices based on topological properties is an evolving research area, in which the development and integration of topological optics in silicon photonics are ongoing and subject to further advancements and discoveries. Silicon can be utilized as a component or substrate material in the fabrication of metamaterial structures [107], in spite the fact it is not typically considered a metamaterial since sharing inherent properties to manipulate electromagnetic waves in the same way as engineered metamaterials.

Metamaterials are typically constructed by arranging subwavelength structures (nanostructures) in a specific pattern to achieve the desired electromagnetic properties. While silicon is not inherently a metamaterial, it can be used as a building block or host material for creating metamaterial structures. For example, silicon can be used as a substrate or platform material to support the arrangement of metallic or dielectric nanostructures that give rise to the desired electromagnetic properties. By incorporating silicon into the fabrication process, researchers can leverage its well-established fabrication techniques and compatibility with complementary metal-oxide-semiconductor (CMOS) processes to create metamaterial structures. Silicon-based metamaterials have been explored in various applications, such as terahertz devices [108], photonic circuits [109], [110], plasmonics [111], and sensing [112]. These applications often involve integrating silicon with other materials or nanostructures to create the desired metamaterial properties. So, while silicon itself is not a metamaterial, it can play a crucial role in enabling the fabrication and integration of metamaterial structures to achieve the desired electromagnetic functionalities.

Silicon metasurfaces were proven perfectly compatible with CMOS technology and Si photonics [113], which already widely serve as optical waveguide [114], imaging lens [115], and holography [116]. For alternative materials, Si photonics is also perfectly compatible to thin film of Lithium niobite [117], which can achieve much faster modulation speed.

B. Challenging Examples of Shape Adapted Devices

Our team [118] has taken up the challenge of developing a series of devices methodically based on shape-adapted solutions. Whenever the team starts a new project, it identifies the needs and expected performances based on specifications or requests, while translating the identified "challenges" into possible options of adapted geometries. This work is not straightforward; however, with patience and creative thinking, one can develop tailored adapted solutions. Sometimes, an existing well-known electronic device is customized in order to impart photonic properties to it. The team is specialized in developing new nano-electronic and nano-photonic devices, primarily using numerical platforms and scripts, with analytical models added to complement the investigation. Comsol Multiphysics [81] is an advanced simulation program which provides the tools to

model structures and solve complex physics and engineering problems. The program is based on the Finite Element Method (FEM) [119], which is a method of numerically solving differential equations describing field problems [120], [121], [122]. In practice, Comsol constitutes a basic platform that includes primary functions of model designing and geometrical definition via the program [123]. Throughout the research, modules like "Semiconductor" and/or "Wave Optics" are used. To fully set up a device for testing, one must complete a few steps prior to the simulation itself. A few examples are presented below:

1) Gate-Recessed Channel as light emitting transistor: As noted above, silicon photonics research is a key effort in the race to realize ultra-high-speed processors [124]. We developed a new concept of MOSFET transistor, called MOSFET Quantum Well (MOSQWELL) [125], which overcomes the silicon indirect band-gap with special geometry. The device is based on a silicon quantum well structure (Fig. 2a) which enables control of light emission by through varying the thickness of the silicon layer. This quantum well consists of a recessed ultra-thin silicon layer, obtained by Gate-Recessed Channel (GRC) geometry, which is located between two oxide layers (Fig. 2b). Regular band-to-band (BTB) transitions between conduction and valence bands do not allow for radiative recombination. However, hot electrons enable easier photonic inter-sub-band transitions (ISBT) in the conduction band. Located along the transistor channel, the quantum well structure forces the generation of hot electrons and photonic inter-sub-band transitions (ISBT), as shown in Fig. 3.

The device's coupled optical and electrical properties have been simulated for channel thicknesses varying from 2 to 9 nm (Fig. 4) [126]. The simulation results show that this device can emit NIR radiation in the 1-2 µm range (Fig. 4), compatible with the optical networking spectrum. The emitted light intensity can be electrically controlled by the drain voltage V_{ds} while the peak emission wavelength depends primarily on the channel thickness, with a slight influence of V_{ds}. Moreover, the location of the radiative recombination source inside the channel, responsible for the light emission, is also controllable through the applied voltages.

A dual-mode form of operation (i.e., both electrical and optical) is feasible, in which some of the transistors can be set to work as regular nanoelectronics switches and others as photonic transmitter or modulator devices. This raises the prospect of future architecture enabling two types of parallel communications (Fig. 4).

2) Y-Junction in Silicon Waveguides: Although Y-junctions in waveguides (WG) are not a new concept [127], they remain a necessary and required intersection in the interconnect world of optical data communication. Both symmetric [128] and asymmetric [129] Y-junctions were developed in the past for local needs. Moreover, not only standard separation branching was developed, but also nice are-shaped branching waveguide Y-junctions were fabricated [130].

The PAINT (Phase And INtensity Trace) device is a silicon-based Y-junction waveguide for the Near Infra-Red (NIR) [131]. As opposed to a regular waveguide, which simply transmits light in a given direction while minimizing power loss, a Y-junction separates or combines signals according to a desired ratio. As shown in Fig. 5, a Y-junction is comprised of three sections: branching, tapered and straight-guide. Its working principle is described in terms of simple modes: there are two types of local normal modes, odd and even. In the branching section, the two



Fig. 2. MOSQWELL device structure: (a) HRTEM image of the real device showing Gate Recessed Channel (GRC) under the gate region; (b) Comsol simulation of the device, showing the quantum well embedded structure and the different layers.



Fig. 3. Photonic inter-sub-band transitions (ISBT) of hot electrons in the conduction band of the MOSQWELL channel.



Fig. 4. MOSQWELL device dual-mode concept with light emission spectra for channel thickness of 2 and 3 nm.



Fig. 5. PAINT device 3D Comsol schematics.



Fig. 6. PAINT device Comsol-simulated EM wave power distribution in the Y junction area. The coupling continues even after the junction split-up.



Fig. 7. SOIPAM device showing the V-groove geometry using Comsol schematics.



Fig. 8. Common V-groove for multiple transistors.

modes propagate; however, when they reach the straight guide section, only the fundamental mode survives, while the odd mode transforms into higher order modes and dissipates into the substrate [132]. A Y-junction with a low-difference refractive index (RI) and coupler as its input was designed and simulated. The simulation uses the Comsol Multi-Physics software package [81], allowing us to vary crucial parameters as shown in Fig. 5.

Optimization analysis was for single mode design in order to achieve a maximum input area error while preserving a good 50-50 splitting ratio. Combined design and simulations of Y-junctions can benefit and predict advanced optical communication. The coupling continues even after the junction split-up (Fig. 6).

3) V-groove Aperture in Photonic Modulators: The V-groove shape was first used in the past for the purpose of fabricating waveguides with Bragg grating filters [62] using nanoimprint lithography. When compared to the original attempts of light confinement, the idea of V-groove aperture usage was later re-applied in the domain of light absorption. The Silicon-On-Insulator Photo-Activated Modulator device (SOIPAM) [133] is a silicon photonic modulator, which acts as well as a light detector. The signal passing through is an electric current, which is controlled by illumination (Fig. 7) [134]. The current is transmitted only when the device is unilluminated (i.e., normally ON), and is blocked when there is enough incident illumination (OFF). It is composed of a p-type silicon substrate, a Buried Oxide (BOX) insulator layer above, and an n-type silicon channel at the top. A positive drain voltage is applied above the channel, while a negative gate voltage is applied to the substrate. Without illumination, minority electrons accumulate under the BOX near the channel, and the electrostatic forces turn the channel into a partial depletion region but allows the channel current to flow.

When illuminated, excess charge carriers are created, which causes more electrons to accumulate under the BOX and thereby increase the channel shortage layer, closing the channel. To optimize the number of absorbed photons, the illuminated area in the device is shaped as a V-groove (Figs. 7 and 8), so that more charge carriers will be generated for a given illumination power. The geometrical parameters of this device are optimized for the specific illumination wavelength. The interest in photo-activated silicon-based devices is constantly growing, and a presentation of alternative MOS devices was recently published, along with a description of the coupling of electronic and optical properties. [133], [135].

4) V-groove Aperture in Polarization Modulators: A further derivative of the above concept is a device which includes a polarization trigger. The V-groove embedded in the device enhances sensitivity to the polarization of the photonic control



Fig. 9. Two adjacent SOIPAM for polarization trigger mode.



Fig. 10. EOTEC device presenting the electric component distribution of the incident light for specific wavelength.

signal, and thus works as a polarization sensitive modulator [136]. Put differently, this device acts as a polarizing transistor. The data in this device is electronic while the modulation control is optical. It can be used as a building block for the development of optical data processing by silicon-based processors based on typical microelectronics manufacturing process. When several V-groove based devices, each possessing different aperture angles, are placed adjacent to each other, we can implement a polarization selection (Fig. 9).

Through combining several adjacent structures (Fig. 9), one can obtain an Optical Polarization Sensitive Ultra-Fast Switching and Photo-Electrical Device [137]. A possible application of this device is for encryption/decryption, as the strongest electrical responsivity is obtained only for a specific polarization of the illuminating beam: when the V-groove is sufficiently narrow, the device mainly responds to one polarization state exclusively, causing electrons to be generated only for incident light of that state. While the nature of the data remains electronic, the modulation control is optic, creating a photo-induced current depending on the polarization direction. This coupled device acts as a polarization modulator as well as an intensity modulator. The device can be implemented in different circuitry configurations, such as dual, triple, and multi-element.

5) Embedded nano-crystals in excited MOS Capacitors: The expected performance of an Enhanced Optical Tunable Excited Capacitor (EOTEC) [138], [139] has been studied as part of the larger effort to develop optoelectronic high-speed devices for optical communication. The influence of semiconductor nano/micro-crystal dots, embedded in a thick SiO_2 film grown on a silicon substrate, was analyzed as a function of several parameters such as the sweep rate, penetration depth, dot size (Fig. 10), and the various material properties of several elements. In fact, silicon and germanium nano-crystals can act as efficient light emitters since there is a quantum confinement effect. By embedding such NCs inside a MOS structure, it is possible to create efficient light emitting devices, which can be integrated into micro/nanoelectronics circuitry. Moving forward, one can obtain not only enhanced light emission but also enhanced absorption through the NCs, and in turn enhanced light confinement in waveguides and resonators. In summary, embedding nano-crystals will lead to enhanced optical properties in MOS devices. The specific improvements to performance and effects will depend on the size, shape, distribution, and depth location of the nano-crystals inside the insulator layer. The ion implantation process itself is challenging as it requires an excellent control over the energy and dosage, all while varying the above parameters to their desired levels.

We have previously numerically demonstrated the capability for faster optoelectronic responsivity in the future. The series of CV curves obtained enable a good forecast of possible usage and applications, such as in MOSFETs, tunable capacitors, memory units, and Boolean logic elements. In previous publications, the frequency dependence of the capacitance variation between dark and NIR modulated illumination conditions was measured for metal-oxide-semiconductor (MOS) structures with germanium nanocrystals (Ge-NC) embedded in a thick SiO_2 film grown on a Si substrate. The results have shown that the device is expected to be sensitive at high frequencies (up to 111 GHz), making it a good candidate for optoelectronic high speed use and for optical communication applications [139].

As mentioned, the proposed device can be used not only as an optically tunable capacitor or memory unit, but also as part of Boolean logic circuitry incorporating a cascade of several such devices (in serial and in parallel connection depending if one wishes to realize logic AND or logic OR functionality). Such logic circuitry will be a hybrid circuitry in which, for instance, two optical input signals are mixed together through the logic operation to generate an electrical output. The advantage of using a hybrid optical-electronic logic gate is related to faster responsivity of the gate, as no RC time latency (the time constant equals the product of resistance and capacitance of the structure) is anticipated in the case of an optical input control signal, as has been demonstrated. The next step under research is to implement silicon nano-crystals (Fig. 11), as opposed to the germanium ones used in the prototype.

Fig. 11 shows a 3D COMSOL simulation of the EOTEC device with an internal view of the four layers, including 30



Fig. 11. EOTEC device sharing 30 embedded Si nanocrystals.

implanted micro/nano-crystals (NC) dots (radius = 20 nm) in ~~at~~ the middle of the oxide layer (depth = 500 nm). For better understanding of the layers, the upper metal contact has been reduced to a 1 μm square size in order to show the NC in the oxide layer. The Si-NCs are almost spherical, with diameters ranging from 4 to 10 nm. The diameter is largest in the center of the projection range, where the density of implanted Si atoms is the highest; the spatial distribution of Si-NC is almost symmetric with respect to the projection range position. The thickness of the Si-NC layer is about 110 nm.

6) Drilled Cylinder in dual-mode AFM-NSOM tip: In addition to customized silicon devices, capable of being integrated into CMOS technology, silicon photonics is also a desirable feature in stand-alone devices, particularly in the domain of sensing, scanning and super-resolution in the near-field. Combining the mechanical properties (topography) of an Atomic Force Microscope (AFM) silicon commercial tip with the imaging properties of a Near-Field Scanning Optical Microscope (NSOM) pipette was the next geometry-based step towards dual-mode scanning.

AFM scans a surface with a nanoscale tip in order to create a topographic mapping. When the tip, fabricated from n-doped crystalline silicon, is located at a nanometric distance from the surface, Van der Waals, Casimir, capillary, and electric and magnetic forces all act on it, causing the tip to be displaced from its regular position. The back of the tip is illuminated with a laser beam, and the reflected light picks up a phase change because of its movements, enabling interferometric measurement of the tip displacement and hence a topographical mapping of the surface.

Unlike AFM, NSOM provides an optical image (i.e., not a topographical/geometrical image) of the surface. The surface is illuminated by an external light source, in some cases via a hole bored in the tip itself. The tip extremity is significantly smaller than the optical wavelength, and it records the evanescent waves reflected from the surface by tiny spatial structures. These optical signals are conducted to the tip base using fiber optics, where they can then be transmitted to an optical detector, which results in an electrical signal proportional to the intensity of the light impinging on the tip. As the tip is moved over the surface,



Fig. 12. Five main modes of NSOM operation: (a) illumination; (b) collection; (c) illumination-collection; (d) reflection; (e) reflection-collection.



Fig. 13. AFM-NSOM combined device-sensing concept.

the optical reflectivity of the various features is measured at each point, which when combined form a complete image of the surface. NSOM measurements can be conducted in several modes, as presented in Fig. 12.

As noted, both types of microscopes provide nanometric information on the scanned sample, so both of them are widely employed in nanoscale measurements. However, it is very difficult to synchronize/coordinate between them, as they provide two different types of information due to the different imaging methods. An additional problem shared by both methods is that they must be insulated from external vibrations due to their principle of action. Moreover, NSOM has a low optical efficiency since the coupling of the evanescent waves to the extremity of the tip and the light transmission is a non-efficient energy process.

The unified AFM-NSOM tip project (Fig. 13) aims to address all of the above-mentioned problems [140], [141]. By combining the two tips into one and integrating the two microscopes into a single system, we can obtain both types of mappings simultaneously without having to worry about coordination - we can simultaneously obtain two different and complementary readings from each scanned point. The integration into one instrument significantly reduces the complexity of dealing with external vibrations, as we only have to worry about compensating for the one tip. In addition, we propose placing a nanoscale Schottky photodiode at the extremity of the scanning tip (Fig. 14), which will immediately convert the waves picked up there into electrical signals. This will result in much greater efficiency than in a



Fig. 14. AFM-NSOM combined device physical mechanisms: absorbed photons enter the tip aperture and create pairs electron-hole pairs, which are separated into two distinct currents.



Fig. 15. Comsol simulation of the electrons concentration over the drilled-out cone of the combined AFM-NSOM device.



Fig. 16. AFM-NSOM combined device. (a) Commercial silicon-based chip; (b) SEM bird's eye view of the cantilever part; (c) Zoom-in of the cantilever part; (d) SEM high magnification bird's eye view of the drilled tip after FIB processing.



Fig. 17. Schematic representation of the operation principle for the three main near-field optical methods.

TABLE II
THREE MAIN NEAR-FIELD OPTICAL METHODS COMPARISON

	Background signal	Wavelength limitation	Optical adjustment	Dual mode
NSOM	Low	High	Easy	No
s-SNOM	High	Low	Hard	Yes
AFM-NSOM	Low	Medium	Easy	Yes

system using a regular NSOM tip, as we eliminate the need for the coupling of evanescent waves and their transmission via a fiber optic.

A large series of simulations (Fig. 15) were performed before the fabrication of the dual-mode tips using commercial AFM tips (Fig. 16).

Another point worth noting is the advantages of this method compared to apertureless NSOM (also called s-SNOM). It has been shown that this technique can also realize both topographical and optical measurement with a high resolution [142]. However, apertureless s-SNOM has a few drawbacks that make it difficult to work with. The primary one is that the signal has to be extracted from large background noise [143] using very precise methods, including a lock-in amplifier filter, non-linear and linear background suppression [144], focusing of the illumination in a very tiny area around the tip to reduce the background effect, and more. Precisely adjusting these features usually takes several hours at the least. However, in the AFM-NSOM concept, the tip itself is used as a detector, and there is with no need for drastic adjustment of the optical illumination as there is no background signal. Moreover, one of the reasons that s-SNOM is preferred to common NSOM methods is that the usable wavelengths are limited by the properties of the fiber optics used to transmit the collected signal from the tip. As the AFM-NSOM device transmits said signal without the use of an optical fiber, this issue does not exist, and any wavelength can theoretically be measured, depending on the Schottky barrier. Fig. 17 and Table II compare some of the main features of the different NSOM methods.

7) Plasmonic devices in near-field super-resolution: Plasmonic devices are part of the broader effort to develop exclusively silicon photonic devices. In this case, the main domain of applications will be surface sensing and scanning activities in the near-field range. New types of scanning tips [145] and of imaging modes [146] may aid in the advancement of super-resolution techniques for viewing nanoscale features on surfaces. Some

techniques employ Localized Surface Plasmon (LSP) generated at the top of the tip. These Tip-Enhanced Fluorescence (TEF) techniques rely on the coupling between the absorption band of fluorophore and localized surface Plasmon resonance of the tip-substrate system [147], [148], [149]. Recently several new types of silicon tips based on Plasmon resonance energy transfer were developed [150].

8) Extended Family of Shape-Adapted Nano-Devices: The case studies presented above represent only a few out of dozens of devices developed by our team whose special shapes and geometries enable the usage of silicon despite its inherent limitations. As discussed above, there is a need to create a full family of new silicon nanoscale photonic components which can be smoothly integrated into the microelectronics industry. Several research teams around the world have developed stand-alone devices to address particular needs, and our team is specialized in the modelling and the simulations of such components [118]. Over the years, our team has simulated and developed a series of such devices, coupling both electrical and optical properties: light-emitting transistors [151], nano-amplifiers [152], capacitors with embedded nano-crystals [138], [139] photo-activated [133] and thermo-activated [153] modulators, polarized-photo-activated modulators [136], [137], nano-polarimeters [154], Y-junction waveguides [131], and more. The beneficial effects of these devices will be felt in many fields: optical communication, space and airborne sensors, and smart autonomous vehicle (SAV) sensors. Table III presents a list of the top devices, some of which have been developed in collaboration with other institutes worldwide. These nanoscale devices are classified per their initial nature. For example, one can identify light emitting devices, light absorbing devices, waveguides, sensors, modulators, super-resolution and near-field scanning devices, arrays, detectors, and nanoelectronics stand-alone components. Only a few of the silicon-based ones were presented in the above sections, since each one of them shares a special adapted shape and geometry.

TABLE III
NANOPHOTONICS DEVICES SHARING ADAPTED SHAPES

	#	Device acronym	Device definition	Device function
Light Emission	01	**MOSQWELL** [125] [151]	Metal-Oxide Semiconductor Quantum Well	Light Emitting Transistor
	02	**LENS**	Light Emitting Nano-pixels Structure	High-Resolution Display pixel
	03	**LENA** [modelling]	Light Emitting Nano-pixels Array	High-Resolution Display array
Nanoelectronics	04	**HAND** [152]	Hall Amplifier Nanoscale Device	Nano-amplifier working at THz
	05	**MOSEXCAP** [155]	MOS Excited Capacitor sharing regular layers	Fast response Capacitor
	06	**EOTEC** [138] [139]	Enhanced Optical Tunable Excited Capacitor sharing embedded nano-crystals (NC)	Ultra-fast response Capacitor
Super-resolution Sensing	07	**NSOM**	Near-field Scanning Optical Microscope	Pyramid-shape photodetector tip
	08	**NSOM-AFM** [140] [141]	Combined NSOM & AFM Photodetector	Dual-mode NSOM-AFM Sensor
	09	**NANOPOL** [154]	Nanoscale Polarimeter	Filtering Near-Field Polarization
	10	**NAP**	Combined NSOM, AFM and Polarimeter Nano-Detector	Triple-mode NSOM-AFM-Polarization Sensor
Trigger Activated Modulators	11	**SOIPAM** [133]	SOI Photo-Activated Modulator	Light Modulator
	12	**SOITAM** [153]	SOI Thermo-Activated Modulator	Thermal Modulator
	13	**SOIP^{2}AM** [136] [137]	SOI Photo-Polarized-Activated Modulator	Polarization Modulator
	14	**N-SOIXAM**	Multiple (N) connected SOI Triggered (X) Activated Modulators	Combined V-groove Modulators in active Circuitry
Raman	15	**SERS** [156] [157]	Surface Enhanced Raman Scanning	Nano sensor array for Raman pH Imager
	16	**TERS** [157]	Tip-Enhanced Raman Spectroscopy	Raman Surface Scanner
Guides	17	**PAINT** [131]	Phase And Intensity Trace	Y-Junction Waveguide
	18	**OPTICON** [modelling]	Optical Interconnects	Optical routing in silicon
Detectors	19	**NA^{2}OD** [modelling]	Nano-Antenna Acousto-Optic Detector	Acousto-Optic Detector
	20	**NRSD** [modelling]	Nano-Rod Sensing Device	Resonance Detector

III. FROM SINGLE DEVICES TO MODULES AND PLATFORMS

A. Nomenclature

Along the review, in order to develop our approach to overcome silicon photonics limitations, we used several similar expressions such as “architecture,“ ”structure,“ ”shape,“ and ”geometry", which appear to be related terms. In fact, they have distinct meanings. To clarify the meaning of each word, we summarize hereby the spirit of each expression, and the differences between them:

Architecture is a well-known term, coming from the microelectronics industry world, and which refers to a whole package of design rules and dimensions defining a new technology used for a new microprocessor or other product [158]. The architecture is designed to meet the challenging requirements of the customers for specific applications [159]. For example, the term Intel Architecture refers to a combination of microprocessors and complementary hardware, which creates the building blocks for a variety of computing systems [160]. It may consider factors such as functionality, performance, efficiency, and more. Moreover, a new model, entitled “tick-tock” and started by Intel Corporation in 2007, defined that every microarchitecture change (“tock”) will be followed by a shrink of the process technology (“tick”). In such a way, there is a continuous improvement of the design rules and dimensions to obtain faster microprocessors. When we use the term “architecture” in this review, we intend to define a set of rules and approach to be used towards the

TABLE IV
DEVELOPMENT FLOW OF THE PROPOSED SHAPE-ADAPTED AND GEOMETRY-BASED STRATEGY

Innovation levels	Applications or examples
Geometric Based Structures	• Quantum Well (QW) • Quantum Wire (QWR) • Quantum Dot (QD) or Nano-Crystal (NC) • V-groove Aperture (VGA) • Embedded Drilled Cylinder (EDC) • …
Photonics Stand-alone Devices	• Embedded QW in lighting transistor (MOSQWELL) • Embedded NC in MOS capacitor (EOTEC) • Embedded VGA in modulator (SOIPAM) • Embedded drilled cylinder in sensor (AFM-NSOM) • Quantum-cascade lasers (QCLs) • …
Photonics Modules	• Transceiver photonic module • Multi-spectral sensing module • Optical buffers • Optical amplifier module • Optical switching module • Optical sensor module • Quantum computing module • Boolean Gates • …
Photonics Platforms	• Silicon-On-Insulator (SOI, SiO_2) • Silicon-Nitride (Si_3N_4) • Indium Phosphide (InP) • Germanium-on-Silicon (Ge-on-Si) • Hybrid Integration
Photonics Integration Mode	• Commercial wafers with separated areas (MPW) • Heterogeneous integration • Monolithic integration • Product Design Kit (PDK)

geometry-oriented design and realization of series of new silicon photonic devices and modules.

The term "structure" represents here the "basic cell" to be embedded into the designed silicon photonic device. In our approach, we define five levels of silicon photonic design, as presented in Fig. 1(b), and the structure is the lowest one. The structure is usually the game-changer of the device. Many of the structures are quantum-based elements, such as quantum dots (QD), quantum wires (QWR), quantum well (QW). An example of such a structure is the SiO_2/Si/SiO_2 QW embedded in the channel of the MOSQWELL transistor presented later [151]. Its presence in the path of the channel, between the source and the drain connections, will allow hot electrons to reach discrete levels of energy inside the conduction band, and as consequence will enable permitted intra-sub-band transitions (ISBT) with radiative recombination. Sometimes, the structure will consist in a special contour of polygon, like the V-groove shape in SOIPAM device [136], or the Gate-Recessed-Channel (GRC) silhouette in the MOSQWELL one [126]. The structure term is outlined further described in Table IV, which shows the definitions of the five levels of components.

At the end, the term "geometry" represents the essence of this review article. Geometry includes the shape design (circular, rectangular, other polygon etc.) of the basic structure (i.e., a V-groove silhouette for an aperture in modulators, a step function profile for Gate-Recessed-Channel in quantum photonic transistor, etc.) the dimensions, the layers thickness and the embedded shapes of a device. Since the term originates in mathematics, it deals with the properties and relationships of points, lines, curves, shapes, and spaces. In our context, it refers to the mathematical description of devices' spatial properties, such as dimensions, angles, curves, and surfaces. It is the term used in numerical work of simulations.

B. Photonics Modules As Building Blocks

Moving ahead, one can conceive of several modules, based on the above proposed set of devices and applications. Each module is a building block, which groups several functions into one full circuitry (Table IV). This emphasizes the capability of these components to act not only as separate unique photonic devices, with desirable properties applicable to the field of photonic processing, but also to be integrated into "low hanging fruit" prototypes for realistic photonic processing applications. The issue of integrating different devices into a module is not a trivial task since different players can fabricate the devices separately, even on different wafers, so they need to be assembled into a unified and functional module in order to be tested and characterized. In order to allow such module-based integration flexibility, the intention is to use a heterogeneous rather than monolithic approach to the fabrication [161] process; however, hybrid integration approaches can be evaluated too – such as silicon Nitride (SiN) photonic technology based on Silicon-On-Insulator (SOI) substrates. In this approach, one can also fabricate each device on a separate photonic chip, and each such chip will also include optical waveguides and couplings to optical fibers. The fibers will in turn be connected to optical connectors, and through those fibers, we intend to facilitate the required optical coupling interface between the different chips and to connect them into a single functional module. In such a case, the focus will be on Smart Vision – i.e., optical acquisition – and not data processing.

Many of the above presented devices can be integrated as a "module" (full function), as presented in Table IV and Fig. 18, before integration into Photonics Integrated Circuits (PICs). There are many examples of photonics modules (i.e., modules in which photonic devices are embedded), which are commonly used in optical communication and sensing systems. Among others, one can find transceiver photonic modules (both transmitter and receiver components in a single package), multi-spectral sensing modules (circuitry containing an array of various detectors capable of sensing many wavelengths), electro-optic modulators, optical buffers (optical memory buffer), optical amplifier modules, optical switching modules, optical sensor modules, quantum computing modules (on-chip time bin entangled photons in miniature photonic structures [162], and many more.

Each one of these proposed modules is based on the connection of photonic devices and additional components to form



Fig. 18. Module block diagram including several only silicon devices: Waveguide (PAINT) between MOSQWELL Inter Sub Band Transition Light emitter and SOIPAM modulator. (a) Concept; (b) Planar fabrication process (cross section view).

a unified circuitry. Of course, the above examples are just a few examples of the functionalities that can be created, and the specific components and functionalities to be integrated into a module will depend on the intended application and system requirements. The modules provide a convenient way to package and interface photonic devices, making them easier to integrate into optical systems and facilitating their use in practical applications.

C. Full Technology Flow

However, the design, development and fabrication of photonic modules remains a difficult challenge due to the many concurrent limitations and requirements that must be fulfilled in order to group multiple devices into one compact circuitry. For example, concerns and considerations may arise in regards to integration and packaging (into a compact module), alignment and assembly accuracy (of waveguides and other components), thermal management, proper compatible connectivity, process steps (accurate photolithography and layers deposition), survival in challenging environments (military, space, defense), electrical interfaces to other components, quality and reliability parameters (lifetime, stress conditions, humidity, temperature and pressure, degradation), and of course cost (strong yield and reliability), as well as time constraints. In addition, since fabrication involves hybrid integration, these modules also require highly qualified personnel with experience in multiple disciplines, such as electronics, photonics, quality and reliability, packaging, and more.

As mentioned above, with our approach, we strongly recommend developing a full technology flow, which will include the five main relevant steps: 1) structure, 2) device, 3) module, 4) platform, and 5) Multi-Project Wafer (MPW) [163].

D. Compatible Platforms

The next challenge after fabricating the structures, devices and modules is the proper choice of platform. Not all existing platforms and foundries enable smooth integration of developed devices [164], [165], and there are many parameters which need to be considered. Today, the domain of photonics platforms is well developed; for example, the Scientific Community has access to a series of industrial photonics platforms [166]. These have been developed by leading research institutions and private companies worldwide through Multi-Project Wafer (MPW) schemes [163], like those offered by the Europractice IC service, which offer a broad set of Si-photonic technologies which can be used for the smooth integration of devices and modules. The win-win situation of combining and integrating some of the newly-designed building blocks into standard platforms can open new markets for these institutions and bring additional synergies into the industrial and academic worlds. Worldwide silicon photonics foundries enable available silicon photonics platforms that should be considered for a future integration of products. Since silicon photonics is a technology that uses silicon as a platform for the integration of optical devices and electronics on a single chip, there are several silicon photonics platforms that are currently being used or have been proposed for future integration of products, some specialized for Mid-Infra-Red (MIR) applications [89], [167] and devices [168]. Some of the most important existing platforms today are:

1) *Silicon-on-Insulator (SOI) platform* – This platform uses a silicon wafer with a layer of buried oxide (BOX) that serves as an insulator. The silicon layer is used for the optical devices, while the BOX layer isolates the optical devices from the electronic devices. Among the existing SOI platforms, some offer the best performance for Si passive and high-speed active devices, among others [169]. As an example, one can cite the silicon electro-optic Mach-Zehnder modulators (MZMs) and germanium photo-detectors, complemented with additional modules for thermal tuning capability trough metal heaters, Complementary Metal-Oxide-Semiconductor (CMOS) metallization levels for optimal routing compatible with back-end treatments as Under Bump Metallization (for hybrid integration with CMOS logic through flip-chip mounting), or micromachining of handle wafers for passive fiber edge-coupling. Other SOI platforms exist with similar photonic capabilities, but also provide a monolithic integration of CMOS logic to allow the co-integration of electronic and photonic components. This is the case of IHP using a Silicon-Germanium (SiGe), Bipolar CMOS (BiCMOS) process and Global Foundry (GF) using a 90 nm SOI CMOS process).
2) *Silicon Nitride (SiN) platform* – This platform uses a silicon nitride layer as the waveguide material, and can support a wide range of applications [170]. The advantage of this platform is that it has a higher nonlinearity compared to silicon, which can be useful for applications such as frequency comb generation. The platform offers

the possibility of two depth levels for SiN etch, allowing for fabrication of components such as strip waveguides, rib waveguides, shallow and fully etched grating couplers etc. These platforms are especially useful in the visible (VIS), Near Infra-Red (NIR) and Mid-Infra-Red (MIR) ranges [165], [171], and allow the selective removal of cladding from waveguides for micro-fluidic channels and sensing zones etc. They also offer several metal layers for functions such as thermo-optic tuning, electrical inter-connects etc., and can integrate trench etch for devices such as edge couplers.

3) *Indium Phosphide (InP) platform* [46] – This platform uses a semiconductor material that has a higher index of refraction than silicon. It is commonly used for the fabrication of lasers, polarization beam splitters (PBS) [172], photodetectors, and high power Photonics Integrated Circuits (PICs) [173], [174]. Moreover, a dedicated platform already exists for the manufacturing of such devices [175].
4) *Germanium-on-Silicon (Ge-on-Si) platform* – This platform uses germanium as the waveguide material on a silicon substrate. The advantage of this platform is that it has a high refractive index, which can be useful for applications such as waveguides [176] and wavelength division multiplexing (WDM) [55].
5) *Hybrid Integration platform* – This approach toward silicon photonics combines different materials and platforms. Among others, one can find the association of silicon and InP, integration of III-V compounds [177], and organic parts to take advantage of their respective properties [178]. This approach can be useful for applications such as high-speed modulators and detectors.

Ultimately, the choice of platform will depend on the specific requirements of the application and the trade-offs between performance, cost, and ease of fabrication.

E. Technology Readiness Level (TRL)

Photonics has been offering significant advantages, which are associated with its much larger bandwidth of information (leading to higher data processing rates), its reduced power dissipation, and its smaller crosstalk occurring between close channels of optical data transmission, in respect to what is obtainable with conventional microelectronics processing circuits. This is why photonics could and should be a game changing factor, a significant tool that can complement electronic processing circuitry and solve bottlenecks that electronic processors are struggling to cope with. Such a dream has motivated large number of scientists and engineers around the world in the last decades to try and establish monolithic photonic processing circuitry. However, those attempts have not yet matured to sufficiently high-level technological maturity. This is why it is also crucial to develop guidelines for ~~to~~ moving from devices to systems in the industry. Such a well-established bridge between science and engineering will enable new technologies to develop in a smooth, cohesive way. One of the metrics for qualifying success in the long path towards the development of nanophotonic stand-alone devices, modules and platforms is the technology readiness level (TRL) of each component towards its possible integration into a higher level of circuitry. Table V presents the TRL standard scale.

TABLE V
TECHNOLOGY READINESS LEVELS (TRL) STANDARD SCALE

TRL ID	TRL simplified definition
TRL 1	Basic research
TRL 2	Technology formulation
TRL 3	Proof-of-concept
TRL 4	Small-scale prototype (validation in lab)
TRL 5	Large-scale prototype (validation in relevant environment)
TRL 6	Prototype system (demo in relevant environment)
TRL 7	Demonstration system (operational environment)
TRL 8	System completed and qualified
TRL 9	Full commercial application

TABLE VI
QUALITATIVE CRITERIA COMPARISON BETWEEN ELECTRONIC AND PHOTONIC DEVICES

Criteria	Electronics Devices	Silicon Photonics Devices
Speed	• Switching speed • Clock speed • Intra-chip communication	• Modulation speed • Transfer data rate • Intra-chip communication
Space	Regularly larger dies	Smaller dies, less metal
Cost	Higher cost	Lower cost (since less area, less metal lines, etc…)
Size	Per technology	Nanoscale
Power	Higher consumption	Lower consumption
Failure Mechanisms	Metal Interconnect crash: • Electro-Migration (EM) • Self-Heating SH)	No metal interconnect failures. Silicon/dielectric waveguides (WG)
Integration and compatibility	• CMOS Technology • Fully VLSI	• CMOS Technology • Fully VLSI • Starting material based on SOI/SiN technology • Multiple platforms option
Main added values	• Less complex to design • Less limited functionality • Traditional electronic devices are usually less expensive in low volume production runs • Less sensitive to environmental factors such as temperature and vibration which can affect the performances of the photonics devices	• Area reduction • Multi-mode device (electrical + optical) • Optical interconnect between/inside blocks • Low time delay by limiting metal lines number • Free area increase / chip • Clock frequency rate Increase • Modulated channel mobility due to QW structure • Electrically controlled light emission • Translatable to industrial architecture

IV. DISCUSSION

A. Criteria for Industrial Integration of Silicon Photonic Devices

The silicon photonics domain enables many advantages when compared to the regular microelectronics world, as presented in Table VI. Of course, not all the shaped adapted devices are viable candidates for integration into modules and/or platforms. Many research teams developed a stand-alone solution for a particular application, without necessarily considering the long-term need

for circuitry integration. One can find unusual shapes developed over the years by several research teams in order to deal with highly specific constraints. However, large integration of vertical components into an array or an additional circuitry can include some fabrication risks and a low-yield of success. The same caveat applies to the AFM-NSOM combined dual-mode devices discussed above. From a quality and reliability (Q&R) point of view, it is usually more conventional to build horizontal planar arrays and circuits than vertical-made shapes.

In terms of the power consumption metric, silicon photonics devices have the potential, depending on the type of application, to use less power than electronic devices. Since silicon photonics devices use light (photons), it enables faster data transport and communication while consuming less power than electronic devices' usage of electrons. For instance, it can be utilized in data center applications to convey high-speed data between servers and other computing components. In this case, they may use less power than conventional electronic copper-based interconnects, which have the potential to suffer from signal loss and need more power to operate at greater speeds. Of course, device's power usage will depend on on many factors, such as the specific technology used, the operating frequency, and the application.

Regarding the possible applications, silicon photonics can definitely bring opportunities that microelectronics will not be capable of competing with. Among others, one can identify optical coding, which is more difficult to break and more desirable for defence and space purposes than electronics' coding. Mixed signal (optical and electronics in parallel) is also an option. One can find additional options such as the skew clock, parallel calculations, high-speed applications, I/Os, buses, low power, and of course area reduction. Regarding the optical interconnect, there are multiple ways to do so: between device to device, block to block and integrated circuit to another one (IC to IC). Silicon photonic devices (SPD) share several advantages, such as:

- *Dimensions:* Their small size makes them suitable in situations with limited space because they are typically based on nanoscale form dimensions or quantum structures.
- *Compatibility:* Devices can be manufactured with similar processes used in microelectronics. This makes them easier to integrate into hybrid chips.
- *High-speed:* Data transfer at very high speeds is a key parameter, which makes them suitable for use in applications requiring fast data transfer rates such as optical communication.
- *Low power:* When compared to traditional electronic devices, SPD can also consume less power than, particularly over long distances. Indeed, light signals experience less attenuation than electrical signals, meaning they can travel further without requiring additional power.

However, some constraints reflect disadvantages in these silicon photonic devices:

- *Complexity:* Since SPDs can be more complex than electrical ones, especially when it comes to developing and manufacturing the essential components, they can be fairly difficult to build. They are more challenging to develop and produce because to their intricacy.
- *High cost:* Manufacturing SPDs can currently be more expensive than producing typical electronic devices, especially for small quantities.
- *Functionality:* While SPDs can transfer and communicate data, they are not yet ready to process it, which restricts their capability and available uses.
- *Sensitivity:* Finally, one may consider that they can be sensitive to external factors such as temperature and vibration, which can affect their performance. It makes them more challenging to use in severe environments and applications, such as military and space.

If the above comparison to standard microelectronics is important, then comparison to any other well-established technology, such as Micro Electronic Mechanical Systems (MEMS), is also desirable. Due to their tiny dimensions and challenging adapted shapes, it appears that, when compared to MEMS, the nanoelectronics and nanophotonics devices still require more solid and mature technologies as well as long-term planning before they can feasibly achieve large-scale functionality. While MEMS dimensions mainly allow combining both mechanical and electrical components fabricated using semiconductor fabrication techniques, the nanoscale focuses more on photonics properties. In fact, some MEMS developments included photonics aspects as well [179], [180]. Recently, an interesting study emphasized the stretchable properties of silicon photonics [181]. It appears that mechanically stretchable photonics, may provide a new geometric degree of freedom for photonic system design without significant degradation processes. Once again, mechanics and photonics properties can live together.

B. Impact Forecast

Assuming a feasible and mature integration process, the main objective remaining is to establish a new sustainable value chain of silicon-based opto-electronic components with industrial value. One can expect a substantial increase in the market for the number of products and services enabled by integrating our innovative components across sectors with state-of-the-art innovative technologies, able to generate growth and new jobs.

While nano-photonics has its road map of evolution, our interface to it involves the capability of developing useful processing modules. These modules share increased integration density, increased operation speed and reduced power consumption per processing operation. This is obtained while reducing the complexity of the fabrication process (e.g., by realizing light emission without requiring III-V materials), matching the proposed Research and Development (R&D) process with industrial partners who are capable of using it and taking it to higher TRL levels, and enhancing the fruitful interface between academia and industry. Moreover, this will bring benefit to real-need processing and connectivity (data exchange) challenges that our world is currently facing. The proposed approach will enhance industry's potential to take advantage of market opportunities and establish leadership in the field, as well as boost business activity. The results will also be available for commercial purposes.

It is anticipated that the Photonics Integrated Circuits (PICs) market will increase from a value of USD 478 million in 2019 to reach USD 2.266 billion by 2026 [182]. Moreover, large research and development (R&D) costs are also incurred by academic institutions, which are not reflected in these numbers. One can obtain silicon-based photonics benefits from several key players: mature CMOS foundries (200 mm/300 mm wafer size), advanced Si patterning capability (nanometer scale accuracy), volume scalability (> 1M units/year) with cost efficiencies of scale, and wafer-scale 3D packaging, assembly and test (TSVs, micro-bumps). These are some of the advantages, in respect to the PIC based on other materials such as Indium Phosphide, or Gallium Arsenide.

Integrating multiple Integrated Circuits (ICs), the System in Package (SiP) [183], supports passive devices in a single package. It powers the semiconductor manufacturing processes and silicon die to create a tightly coupled module. Sharing a dual nature, it is a system from design perspective, and a component from the construction one. On the other hand, the SiP does not allow monolithic integrated optical gain/lasing, which is usually overcome by hybrid or heterogeneous integration with active components based on III-V materials. This represents a major cost increase on integration. Solutions to be pursued are to increase the collimation length of silicon based light sources in order to bypass these limitations. Other SiP characteristics that impair its development relate to limitations on performance of modulators and similar building blocks. Again, amongst the variety of devices pursued, different modulator approaches must be explored.

V. Conclusion

At the nanoscale range, electronics and photonics are forging ahead using advanced technologies and architectures. Structures, devices, modules, platforms and kits are the main milestones in the integration path. While researchers have focused on attempts to replace silicon with alternative materials from the periodic table, we suggest sticking to the irreplaceable element and compensating for its limitations through adapted shapes and special geometries, as the case demands. Of course, even if such solutions are feasible for stand-alone devices, they may require additional adaptations to make them practical for higher levels of modules and platform integration. This review presented some creative thinking applied to light emitting and light receiving silicon based components at the nanoscale.

Acknowledgment

The author would like to express his deep gratitude to his students – ALEO research team members – who developed the devices along the years, as well as to his mentor when he was himself a student, Prof. Joseph Shappir at the *Hebrew University of Jerusalem* (HUJI). Lastly, the author would like to express his deep gratitude to research collaborators for brainstorming fruitful discussions along the years: Dr. Avraham Chelly and Prof. Zeev Zalevsky at the *Bar-Ilan University* (BIU), Dr. Alon Vardi at the *Massachusetts Institute of Technology* (MIT), Prof. Carlos Dominguez at the *Consejo Superior de Investigaciones Científicas, Institute of Microelectronics of Barcelona, Centre Nacional de Microelectronica* (CSIC IMB-CNM).

Disclosure: The author declares that he has no known competing financial interests or personal relationships that could have appeared to influence the work reported in this article.

References

[1] H. Khan, D. Hounshell, and E. Fuchs, "Science and research policy at the end of Moore's law," *Nature Electron.*, vol. 1, pp. 14–21, 2018.
[2] J. Shalf, "The future of computing beyond Moore's law," *Philos. Trans. Roy. Soc. A*, vol. 378, 2020, Art. no. 20190061.
[3] T. Theis and H.-S. P. Wong, "The end of Moore's law: A new beginning for information technology," *Comput. Sci. Eng.*, vol. 19, no. 2, pp. 41–50, Mar./Apr. 2017.
[4] H. Victor, "Moore's Law is coming to an end," Mar. 2014. [Online]. Available: https://www.phonearena.com/news/Moores-Law-is-coming-to-an-end_id54127
[5] S. I. A. (SIA), "2013 International technology roadmap for semiconductors (ITRS)," Aug. 2013. [Online]. Available: https://www.semiconductors.org/resources/2013-international-technology-roadmap-for-semiconductors-itrs/
[6] J. Mason, "Development of on-chip optical interconnects for future...," Dec. 2008. [Online]. Available: https://www.smartdatacollective.com/15528/
[7] N. Savage, "Linking chips with light," Dec. 2015. [Online]. Available: http://spectrum.ieee.org/semiconductors/optoelectronics/linking-chips-with-light
[8] T. E. O. E. Britannica, "Silicon chemical element," Britannica, May 2023. [Online]. Available: https://www.britannica.com/science/silicon
[9] B. Heinemann, Ed., "Silicon," in *Chemistry of the Elements*, 2nd ed. Amsterdam, The Netherlands: Elsevier, 1997, pp. 328–366.
[10] R.-H. Jin, "Frontispiece: Understanding silica from the viewpoint of asymmetry," *Chem.: A Eur. J.*, vol. 25, 2019, Art. no. 25.
[11] L. Pavesi, "Will silicon be the photonic material of the third millennium?," *J. Phys.: Condens. Matter*, vol. 15, no. 26, pp. R1169–R1196, 2003.
[12] D. Thomson et al., "Roadmap on silicon photonics," *J. Opt.*, vol. 18, no. 7, 2016, Art. no. 073003.
[13] J. Faist, "Silicon shines on," *Nature*, vol. 433, pp. 691–692, Feb. 2005.
[14] M. Lipson, "Guiding, modulating, and emitting light on silicon - Challenges and opportunities," *J. Lightw. Technol.*, vol. 23, no. 12, pp. 4222–4238, Dec. 2005.
[15] M. Glick, L. C. Kimmerling, and R. C. Pfahl, "A roadmap for integrated photonics, optics & photonics news," *Opt. Photon. News*, vol. 29, no. 3, pp. 36–41, 2018.
[16] "Europe's age of light! How photonics will power growth and innovation—Strategic roadmap 2021–2027," in *Photonics21 Multiannual Strategic Roadmap 2021-2017*. Düsseldorf, 40468: European Technology Platform Photonics21, 2021, pp. 128–140.
[17] EDN, "Silicon strategies' 60 emerging start-ups," Apr. 2004. [Online]. Available: https://www.edn.com/silicon-strategies-60-emerging-start-ups/
[18] "New material to push the boundaries of silicon-based electronics," Fraunhofer Institute for Applied Solid State Physics IAF, Jan. 2019. [Online]. Available: https://phys.org/news/2019-01-material-boundaries-silicon-based-electronics.html
[19] J. Carter, "Silicon chips are reaching their limit. Here's the future," Jul. 2018. [Online]. Available: https://www.techradar.com/news/silicon-chips-are-reaching-their-limit-heres-the-future
[20] R. Smith and S. Collins, "Porous silicon formation mechanisms," *J. Appl. Phys.*, vol. 71, no. 8, pp. R1–R22, 1992.
[21] F. Buda and J. Kohanoff, "Porous silicon: A silicon structure with new optical properties," *Prog. Quantum Electron.*, vol. 18, no. 3, pp. 201–226, 1994.
[22] G. Bomchil, A. Halimaoui, and R. Herino, "Porous silicon: The material and its applications to SOI technologies," *Microelectronic Eng.*, vol. 8, no. 3–4, pp. 293–310, 1988.
[23] G. X. Zhang, "Porous Silicon: Morphology and formation mechanisms," in *Modern Aspects of Electrochemistry*. Boston, MA, USA: Springer, 2006, pp. 65–133.
[24] J. Tsang and J. Kash, "Picosecond hot electron light emission from submicron complementary metal-oxide-semiconductor circuits," *Appl. Phys. Lett.*, vol. 70, no. 7, pp. 889–891, 1997.

[25] J. Kash and J. Tsang, "Hot luminescence from CMOS circuits: A picosecond probe of internal timing," *Physica Status Solidi (B)*, vol. 204, pp. 507–516, 1997.

[26] J. Bude, S. Nobuyuki, and A. Yoshii, "Hot-carrier luminescence in Si," *Phys. Rev. B*, vol. 45, no. 11, pp. 5848–5856, 1992.

[27] M. Fischetti, S. Laux, and E. Crabbé, "Understanding hot-electron transport in silicon devices: Is there a shortcut?," *J. Appl. Phys.*, vol. 78, no. 2, pp. 1058–1087, 1995.

[28] S.-I. Saito et al., "Electro-luminescence from ultra-thin silicon," *Japanese J. Appl. Phys.*, vol. 45, pp. 24–28, Jul. 2006.

[29] P. Saeta and A. Gallacher, "Photoluminescence properties of silicon quantum-well layers," *Phys. Rev. B*, vol. 55, no. 7, pp. 4563–4574, 1997.

[30] J. Xia and K. Cheah, "Quantum confinement in silicon quantum-well layers," *Phys. Rev. B*, vol. 56, no. 23, pp. 14925–14928, 1997.

[31] S. Okamoto and Y. Kanemitsu, "Visible photoluminescence from silicon single quantum well," *J. Lumin.*, vol. 72, no. 74, pp. 380–382, 1997.

[32] H. Namatsu et al., "Influence of patterning in silicon quantum well structures on photoluminescence," *J. Vac. Sci. Technol. B*, vol. 14, no. 4, pp. 2500–2504, 1996.

[33] G. T. Reed and A. P. Knights, *Silicon Photonics - An Introduction*. Hoboken, NJ, USA: Wiley, 2004.

[34] B. E. A. Saleh and M. C. Teich, *Fundamentals of Photonics, 2 Volume Set*, 3rd ed. Hoboken, NJ, USA: Wiley, 2019.

[35] L. Pavesi and D. J. Lockwood, *Silicon Photonics III - Systems and Applications*. Berlin, Germany: Springer, 2016.

[36] Z. Wang et al., "Novel light source integration approaches for silicon," *Laser Photon. Rev*, vol. 11, no. 4, 2017, Art. no. 1700063.

[37] L. Pavesi, "Thirty years in silicon photonics: A personal view," *Front. Phys.*, vol. 9, pp. 1–30, 2021.

[38] N. Margalit, C. Xiang, S. M. Bowers, A. Bjorlin, R. Blum, and J. E. Bowers, "Perspective on the future of silicon photonics and electronics," *Appl. Phys. Lett.*, vol. 118, 2021, Art. no. 220501.

[39] R. Soref, "The past, present, and future of silicon photonics," *IEEE J. Sel. Topics Quantum Electron.*, vol. 12, no. 6, pp. 1678–1687, Nov./Dec. 2006.

[40] N. Izhaky et al., "Development of CMOS-compatible integrated silicon photonics devices," *IEEE J. Sel. Topics Quantum Electron.*, vol. 12, no. 6, pp. 1688–1698, Nov./Dec. 2006.

[41] M. Lipson, "Overcoming the limitations of microelectronics using Si nanophotonics: Solving the coupling, modulation and switching challenges," *Nanotechnology*, vol. 15, pp. S622–S627, 2004.

[42] M. Hocevar et al., "Growth and optical properties of axial hybrid III–V/silicon nanowires," *Nature Commun.*, vol. 3, 2012, Art. no. 1266.

[43] A. D. Khan and A. D. Khan, "Optimization of highly efficient GaAs–silicon hybrid solar cell," *Appl. Phys. A*, vol. 124, 2018, Art. no. 851.

[44] A. R. Tanguay, A. Madhukar, and B. K. Jenkins, "Hybrid silicon/gallium arsenide inverted Fabry-Perot cavity MQW spatial light modulators," in *Proc. Spatial Light Modulators Appl.*, 1993, Paper STuB.3.

[45] G. Crosnier et al., "Hybrid indium phosphide-on-silicon nanolaser diode," *Nature Photon.*, vol. 11, pp. 297–300, 2017.

[46] J. Klamkin et al., "Indium phosphide Photonic integrated circuits: Technology and applications," in *Proc. IEEE BiCMOS Compound Semicond. Integr. Circuits Technol. Symp.*, 2018, pp. 8–13.

[47] J. Wu et al., "Two-dimensional materials for integrated photonics: Recent advances and future challenges," *Small Sci.*, vol. 1, no. 4, 2021, Art. no. 2000053.

[48] K. Kim, J.-Y. Choi, T. Kim, S.-H. Cho, and H.-J. Chung, "A role for graphene in silicon-based semiconductor devices," *Nature*, vol. 479, pp. 338–344, 2011.

[49] S. Yan, E. Adcock, and Y. Ding, "Graphene on silicon photonics: Light modulation and detection for cutting-edge communication technologies," *Appl. Sci.*, vol. 12, 2022, Art. no. 313.

[50] K. Thakar and S. Lodha, "Optoelectronic and photonic devices based on transition metal dichalcogenides," *Mater. Res. Exp.*, vol. 7, no. 1, 2020, Art. no. 014002.

[51] R. Mitchell, "Is GaN replacing silicon? The applications and limitations of gallium nitride in 2019," *All About Circuits*, Jan. 2019. [Online]. Available: https://www.allaboutcircuits.com/news/GaN-replace-silicon-applications-limitations-gallium-nitride/

[52] O. Graydon, "Amorphous alternative," *Nature Photon.*, vol. 716, 2012, Art. no. 6.

[53] R. Soref, "Mid-infrared photonics in silicon and germanium," *Nature Photon.*, vol. 4, pp. 495–497, 2010.

[54] X. Sun, J. Liu, L. C. Kimerling, and J. Michel, "Toward a germanium laser for integrated silicon photonics," *J. Sel. Topics Quantum Electron.*, vol. 16, no. 1, pp. 124–131, Jan./Feb. 2010.

[55] A. Malik, M. Muneeb, Y. Shimura, J. V. Campenhout, R. Loo, and G. Roelkens, "Germanium-on-silicon planar concave grating wavelength (de)multiplexers in the mid-infrared," *IEEE Photon. Technol. Lett.*, vol. 25, no. 18, pp. 1805–1808, 2013.

[56] I. Taghavi et al., "Polymer modulators in silicon photonics: Review and projections," *Nanophotonics*, vol. 11, no. 17, pp. 3855–3870, 2022.

[57] T. Rao et al., "Large-scale fabrication of CMOS-compatible silicon-OLED heterojunctions enabled infrared upconverters," *APL Photon.*, vol. 8, no. 3, 2023, Art. no. 036106.

[58] P. Wartenberg et al., "Organic-on-silicon photonic platform for advanced imagers, microdisplays and sensors," *SPIE*, vol. 12425, 2023, Art. no. 12425OE.

[59] A. D. Franklin et al., "Sub-10 nm carbon nanotube transistor," *NANO Lett.*, vol. 12, pp. 758–762, 2012.

[60] D. L. Chandler, "MIT discovers semiconductor that can perform far better than silicon," *SciTechDaily*, Jul. 2022. [Online]. Available: https://scitechdaily.com/mit-discovers-semiconductor-that-can-perform-far-better-than-silicon/

[61] S. Barcelo and Z. Li, "Nanoimprint lithography for nanodevice fabrication," *Nano Convergence*, vol. 3, 2016, Art. no. 21.

[62] C. L. C. Smith, B. Desiatov, I. Goykmann, I. Fernandez-Cuesta, U. Levy, and A. Kristensen, "Plasmonic V-groove waveguides with Bragg grating filters via nanoimprint lithography," *Opt. Exp.*, vol. 20, no. 5, pp. 5696–5706, 2012.

[63] L. Giannuzzi and F. Stevie, "A review of focused ion beam milling techniques for TEM specimen preparation," *Micron*, vol. 30, no. 3, pp. 197–204, 1999.

[64] B. Wu and A. Kumar, "Extreme ultraviolet lithography: A review," *J. Vac. Sci. Technol. B: Microelectronics Nanometer Struct. Process., Meas., Phenomena*, vol. 25, pp. 1743–1761, 2007.

[65] N. Mojarad, J. Gobrecht, and J. Ekinci, "Beyond EUV lithography: A comparative study of efficient photoresists' performance," *Sci. Rep.*, vol. 5, 2015, Art. no. 9235.

[66] N. Fu, Y. Liu, X. Ma, and Z. Chen, "EUV lithography: State-of-the-art review," *J. Microelectronic Manuf.*, vol. 2, no. 2, pp. 1–6, 2019.

[67] X. Wu and Q. Guo, "Bioresorbable photonics: Materials, devices and applications," *Photonics*, vol. 8, no. 235, pp. 1–19, 2021.

[68] M. Teng et al., "Miniaturized silicon photonics devices for integrated optical signal processors," *J. Lightw. Technol.*, vol. 38, no. 1, pp. 6–17, Jan. 2020.

[69] Y. Huang et al., "Photonic crystal waveguides and their applications," *Chin. Opt. Lett.*, vol. 6, no. 10, pp. 704–708, 2008.

[70] Y. Fang and M. Sun, "Nanoplasmonic waveguides: Towards applications in integrated nanophotonic circuits," *Light: Sci. Appl.*, vol. 4, 2015, Art. no. e294.

[71] "NIST researchers boost intensity of nanowire leds," NIST, Mar. 2019. [Online]. Available: https://www.nist.gov/news-events/news/2019/03/nist-researchers-boost-intensity-nanowire-leds

[72] "Bright future for GaN nanowires," NIST, Jan. 2018. [Online]. Available: https://www.nist.gov/news-events/news/2011/11/bright-future-gan-nanowires

[73] Q. Liu, D. Zeng, C. Mei, H. Li, Q. Huang, and X. Zhang, "Integrated photonic devices enabled by silicon traveling wave-like Fabry–Perot resonators," *Opt. Exp.*, vol. 30, no. 6, pp. 9450–9462, 2022.

[74] S. LaRochelle and A. D. Simard, "Silicon photonic Bragg grating devices," in *Proc. Opt. Fiber Commun. Conf., OSA Tech. Dig.*, 2017, Paper Th1G.3.

[75] D. D. Yi Sun, "New concept of silicon photonic MEMS switch based on total internal reflection," in *Proc. Asia Commun. Photon. Conf./Int. Conf. Inf. Photon. Opt. Commun.*, 2020, pp. 1–3.

[76] Y. Semenova, S. M. Dovgalets, Y. P. Panarin, and G. Farrell, "Liquid crystal based optical switches," *Mol. Cryst. Liquid Cryst.*, vol. 413, no. 1, pp. 1–27, 2004.

[77] N. Volet et al., "Semiconductor optical amplifiers at 2.0-μm wavelength on silicon," *Laser Photon. Rev.*, vol. 11, no. 2, 2017, Art. no. 1600165.

[78] E. Yablonovitch, "Photonic band-gap crystals," *J. Phys.: Condens. Matter*, vol. 5, pp. 2443–2460, 1993.

[79] Y. A. Vlasov, X.-Z. Bo, J. C. Sturm, and D. J. Norris, "On-chip natural assembly of silicon photonic bandgap crystals," *Nature*, vol. 414, pp. 289–293, 2001.

[80] C. C. Cheng and A. Scherer, "Fabrication of photonic band-gap crystals," *J. Vac. Sci. Technol. B*, vol. 13, no. 6, pp. 2696–2700, 1995.

[81] "Comsol multi-physics software package website," Accessed: Jun. 2023. [Online]. Available: https://www.comsol.com/

[82] M. V. Maximov et al., "Light emitting devices based on quantum well-dots," *Appl. Sciencess*, vol. 10, 2020, Art. no. 1038.

[83] S. Saito, "Silicon quantum well light-emitting diode," in *Proc. IEEE Int. Conf. IC Des. Technol.*, 2011, pp. 1–4.

[84] J. Watanabe, H. Yamada, H.-T. Sun, T. Moronaga, Y. Ishii, and N. Shirahata, "Silicon quantum dots for light-emitting diodes extending to the NIR-II window," *ACS Appl. Nano Mater.*, vol. 4, no. 11, pp. 11651–11660, 2021.

[85] H. Yamada and N. Shirahata, "Silicon quantum dot light emitting diode at 620 nm," *Micromachines*, vol. 10, no. 5, 2019, Art. no. 318.

[86] F. A. Zwanenburg et al., "Silicon quantum electronics," *Rev. Modern Phys.*, vol. 85, no. 3, pp. 961–1019, 2013.

[87] Z. Yuan et al., "Amelioration of interface state response using band engineering in III-V quantum well metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 100, 2012, Art. no. 143503.

[88] K. Saraswat, C. O. Chui, T. Krishnamohan, D. Kim, A. Nayfeh, and A. Pethe, "High performance germanium mosfets," *Mater. Sci. Eng.: B*, vol. 135, no. 3, pp. 242–249, 2006.

[89] M. Nedeljkovic et al., "Silicon photonic devices and platforms for the mid-infrared," *Opt. Mater. Exp.*, vol. 3, no. 9, pp. 1205–1214, 2013.

[90] S. Majety, V. A. Norman, L. Li, M. Bell, P. Saha, and M. Radulaski, "Quantum photonics in triangular-cross-section nanodevices in silicon carbide," *J. Phys.: Photon.*, vol. 3, 2021, Art. no. 034008.

[91] S. Middelhoek et al., "Silicon sensors," *Meas. Sci. Technol.*, vol. 6, 1995, Art. no. 1641.

[92] L. Guyot, A.-P. Blanchard-Dionne, S. Patskovsky, and M. Meunier, "Integrated silicon-based nanoplasmonic sensor," *Opt. Exp.*, vol. 19, no. 10, pp. 9962–9967, 2011.

[93] Y. Chen, H. Lin, J. Hu, and M. Li, "Heterogeneously integrated silicon photonics for the mid-infrared and spectroscopic sensing," *ACS Nano*, vol. 8, no. 7, pp. 6955–6961, 2014.

[94] R. Garcia, R. V. Martinez, and J. Martinez, "Nano-chemistry and scanning probe nanolithographies," *Chem. Soc. Rev.*, vol. 35, pp. 29–38, 2006.

[95] A. Chelly, Y. Cohen, A. Sa'ar, and J. Shappir, "Pyramid-shaped silicon photodetector with subwavelength aperture for NSOM," *IEEE Trans. Electron Devices*, vol. 49, no. 6, pp. 986–990, Jun. 2002.

[96] J. Zeng et al., "Exclusive magnetic excitation enabled by structured light illumination in a nanoscale Mie resonator," *ACS Nano*, vol. 12, no. 12, pp. 12159–12168, 2018.

[97] N. C. Harris et al., "Accelerating artificial intelligence with silicon photonics," in *Proc. Opt. Fiber Commun. Conf. Exhib.*, 2020, pp. 1–4.

[98] B. A. Marquez et al., "Silicon photonics for artificial intelligence applications," *Photoniques*, vol. 104, pp. 40–44, 2020.

[99] Q. Cheng, J. Kwon, M. Glick, M. Bahadori, L. P. Carloni, and K. Bergman, "Silicon photonics co-design for deep learning," *Proc. IEEE*, vol. 108, no. 8, pp. 1261–1282, Aug. 2020.

[100] F. P. Sunny, E. Taheri, M. Nikdast, and S. Pasricha, "A survey on silicon photonics for deep learning," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 17, no. 4, 2021, Art. no. 61.

[101] J. K. Doylend and S. Gupta, "An overview of silicon photonics for LIDAR," *Proc. SPIE*, vol. 11285, 2020, Art. no. 112850J.

[102] H. Hashemi, "A review of silicon photonics LiDAR," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2022, pp. 1–8.

[103] D. T. H. Tan, "Topological silicon photonics," *Adv. Photon. Res.*, vol. 2, 2021, Art. no. 2100010.

[104] L. Feng, "Integrated photonics at exceptional points," in *Proc. 3rd ACM Int. Conf. Nanoscale Comput. Commun.*, 2016, Art. no. 24.

[105] M. Khoury et al., "Light emitting Si-based mie resonators: Toward a Huygens source of quantum emitters," *Adv. Opt. Mater.*, vol. 10, 2022, Art. no. 2201295.

[106] Z. Lan, M. L. Chen, F. Gao, S. Zhang, and W. E. Sha, "A brief review of topological photonics in one, two, and three dimensions," *Rev. Phys.*, vol. 9, 2022, Art. no. 100076.

[107] A. Kundu, S. Das, S. Maity, B. Gupta, S. K. Lahiri, and H. Saha, "A tunable band-stop filter using a metamaterial structure and MEMS bridges on a silicon substrate," *J. Micromechanics Microengineering*, vol. 22, no. 4, 2012, Art. no. 045004.

[108] H. Hu et al., "A silicon-based metasurface for terahertz sensing," *Opt. Commun.*, vol. 506, 2022, Art. no. 127572.

[109] J. Zubin, "Silicon-based metamaterials could bring photonic circuits," News Purdue Univ., Jan. 2016.

[110] R. Halir et al., "High performance silicon photonic devices based on practical metamaterials," in *Proc. 24th Optoelectron. Commun. Conf., Int. Conf. Photon. Switching Comput.*, 2019, pp. 1–3.

[111] F. J. Rodríguez-Fortuño, A. Espinosa-Soria, and A. Martínez, "Exploiting metamaterials, plasmonics and nanoantennas concepts in silicon photonics," *J. Opt.*, vol. 18, 2016, Art. no. 123001.

[112] T. Chen, U. Li, and H. Sun, "Metamaterials application in sensing," *Sensors*, vol. 12, no. 3, pp. 2742–2765, 2012.

[113] P.-Y. Hsieh et al., "Integrated metasurfaces on silicon photonics for emission shaping and holographic projection," *Nanophotonics*, vol. 11, no. 21, pp. 4687–4695, 2022.

[114] Z. Li et al., "Controlling propagation and coupling of waveguide modes using phase-gradient metasurfaces," *Nature Nanotechnol.*, vol. 12, no. 7, pp. 675–683, 2017.

[115] P. R. West et al., "All-dielectric subwavelength metasurface focusing lens," *Opt. Exp.*, vol. 22, no. 21, pp. 26212–26221, 2014.

[116] L. Huang, S. Zhang, and T. Zentgraf, "Metasurface holography: From fundamentals," *Nanophotonics*, vol. 7, no. 6, pp. 1169–1190, 2018.

[117] D. Zhu et al., "Integrated photonics on thin-film lithium niobate," *Adv. Opt. Photon.*, vol. 13, no. 2, pp. 242–352, 2021.

[118] A. Karsenty, "Advanced Laboratory of Electro-Optics (ALEO)," Lev Academic Center - Jerusalem College of Technology (JCT). Accessed: Jun. 2023. [Online]. Available: https://www.aleo.solutions/

[119] J.-M. Jin, *The Finite Element Method in Electromagnetics*, 3rd ed. Hoboken, NJ, USA: Wiley, Mar. 2014.

[120] R. Courant, "Variational methods for the solutions of equilibrium and vibrations," *Bull. Amer. Math. Soc.*, vol. 49, pp. 1–23, 1943.

[121] G. Strang and G. Fix, *An Analysis of the Finite Element Method*, 2nd ed. Wellesley, MA, USA: Wellesley-Cambridge Press, 2008.

[122] R. Shamshiri and W. I. W. Ismail, "Implementation of Galerkin's method and modal analysis for unforced vibration response of a tractor suspension model," *Res. J. Appl. Sci., Eng. Technol.*, vol. 7, no. 1, pp. 49–55, 2014.

[123] A. Karsenty and Y. Mandelbaum, "Computer algebra challenges in nanotechnology: Accurate modeling of nanoscale electro-optic devices using finite elements method," *Math. Comput. Sci.*, vol. 13, no. 1-2, pp. 117–130, 2019.

[124] K. Xu, S. Liu, J. Zhao, W. Sun, and G. Li, "Analysis of simulation of multiterminal electro-optic modulator based on p-n junction in reverse bias," *Proc. SPIE*, vol. 54, no. 5, 2015, Art. no. 057104.

[125] M. Bendayan, R. Sabo, R. Zolberg, Y. Mandelbaum, A. Chelly, and A. Karsenty, "Electrical control simulation of near infrared emission in SOI-MOSFET quantum well devices," *Proc. SPIE*, vol. 11, no. 3, 2017, Art. no. 036016.

[126] M. Bendayan, A. Chelly, and A. Karsenty, "Modeling and simulations of MOSQWell transistor future building block for optical communication," in *Proc. IEEE Int. Conf. Sci. Elect. Eng.*, 2016, pp. 1–5.

[127] M. M. Takahashi, "Optical waveguide Y junction," USA Patent U.S. 6,707,968 B2, Mar. 16, 2004.

[128] Y. Zhang et al., "A compact and low loss Y-junction for submicron silicon waveguide," *Opt. Exp.*, vol. 21, no. 1, pp. 1310–1316, 2013.

[129] J. B. Driscoll, R. R. Grote, B. Souhan, J. I. Dadap, M. Lu, and R. M. J. Osgood, "Asymmetric Y junctions in silicon waveguides for on-chip mode-division multiplexing," *Opt. Lett.*, vol. 38, no. 11 , pp. 1854–1856, 2013.

[130] S. H. Tao, Q. Fang, J. F. Song, M. B. Yu, G. Q. Lo, and D. L. Kwong, "Cascade wide-angle Y-junction 1×16 optical power splitter based on silicon wire waveguides on silicon-on-insulator," *Opt. Exp.*, vol. 16, no. 26, pp. 21456–21461, 2008.

[131] E. Terkieltaub-Lee, Y. Albeck, and A. Karsenty, "Mode analysis and optimization of split Y-junction sharing very low index difference," *Proc. SPIE*, vol. 13, no. 2, 2019, Art. no. 026016.

[132] M. Izutsu, Y. Nakai, and T. Sueta, "Operation mechanism of the single-mode optical-waveguide Y junction," *Opt. Lett.*, vol. 7, no. 3, pp. 136–138, 1982.

[133] A. Zev, A. Karsenty, A. Chelly, and Z. Zalevsky, "Nanoscale silicon-on-insulator photo-activated modulator building block for optical communication," *IEEE Photon. Technol. Lett.*, vol. 28, no. 5, pp. 569–572, Mar. 2016.

[134] D. Avraham, A. Chelly, J. Shappir, and Z. Zalevsky, "Hybrid optical and electrical reconfigurable logic gates based on silicon on insulator technology," *Photon. Nanostructures - Fundam. Appl.*, vol. 9, no. 1, pp. 35–41, 2011.

[135] D. Glukhov, Z. Zalevsky, and A. Karsenty, "Picosecond pulsed laser illumination: An ultimate solution for photonic vs. thermal processes' contest in SOI photo-activated modulator," *Sci. Rep.*, vol. 12, 2022, Art. no. 1547.

[136] J. Belhassen, A. Frisch, Y. Kapellner, Z. Zalevsky, and A. Karsenty, "V-groove-shaped silicon-on-insulator photopolarized activated modulator (SOIP2AM): A polarizing transistor," *J. Opt. Soc. Amer. A*, vol. 37, no. 1, pp. 46–55, 2020.

[137] J. Belhassen, Z. Zalevsky, and A. Karsenty, "Optical polarization sensitive ultra-fast switching and photo-electrical device," *Nanomaterials*, vol. 9, no. 12, 2019, Art. no. 1743.

[138] H. Brestel, Z. Zalevsky, and A. Karsenty, "Enhanced optical tunable excited capacitor (EOTEC) for faster responsivity," in *Proc. IEEE Int. Conf. Sci. Elect. Eng. Isr.*, 2018, pp. 1–4.

[139] A. Bennett et al., "Fast optoelectronic responsivity of metal-oxide-semiconductor nanostructures," *Proc. SPIE*, vol. 10, no. 3, 2016, Art. no. 036001.

[140] Z. Zalevsky, A. Chelly, and A. Karsenty, "Photodetector for scanning probe microscope," USA Patent U.S. 11,169,176 B2, Nov. 9, 2021.

[141] M. Karelits, E. Lozitsky, A. Chelly, Z. Zalevsky, and A. Karsenty, "Advanced surface probing using dual-mode NSOM-AFM silicon-based photo-sensor," *Nanomaterials*, vol. 9, no. 12, 2019, Art. no. 1792.

[142] M. Lucidi et al., "SSNOMBACTER: A collection of scattering-type scanning near-field optical microscopy and atomic force microscopy images of bacterial cells," *GigaScience*, vol. 9, no. 11, 2020, Art. no. giaa129.

[143] F. Keilmann and R. Hillenbrand, "Near-field microscopy by elastic light scattering from a tip," *Philos. Trans. Roy. Soc. London. Ser. A: Math., Phys. Eng. Sci.*, vol. 362, no. 1817, pp. 787–805, 2004.

[144] N. Ocelic, A. Huber, and R. R. Hillenbrand, "Pseudoheterodyne detection for background-free near-field spectroscopy," *Appl. Phys. Lett.*, vol. 89, no. 10, 2006, Art. no. 101124.

[145] Y. Chen, J. Cai, M. Liu, G. Zeng, Q. Feng, and Z. Chen, "Research on double-probe, double-and triple-tip effects during atomic force microscopy scanning," *Scanning: J. Scanning Microscopie*, vol. 26, no. 4, pp. 155–161, 2004.

[146] Y. F. Dufrêne et al., "Imaging modes of atomic force microscopy for application in molecular and cell biology," *Nature Nanotechnol.*, vol. 12, no. 4, pp. 295–307, 2017.

[147] J. Gerton, L. Wade, G. Lessard, Z. Ma, and S. Q. Quake, "Tip-enhanced fluorescence microscopy at 10 nanometer resolution," *Phys. Rev. Lett.*, vol. 93, no. 18, 2004, Art. no. 180801.

[148] J. Dong, Z. Zhang, H. Zheng, and M. M. Sun, "Recent progress on plasmon-enhanced fluorescence," *Nanophotonics*, vol. 4, pp. 472–490, 2015.

[149] P. P. Pompa et al., "Metal-enhanced fluorescence of colloidal nanocrystals with nanoscale control," *Nature Nanotechnol.*, vol. 1, pp. 126–130, 2006.

[150] J. Belhassen et al., "Towards augmenting tip-enhanced nanoscopy with optically resolved scanning probe tips," *Proc. SPIE*, vol. 2, no. 2, 2023, Art. no. 026002.

[151] M. Bendayan, Y. Mandelbaum, G. Teller, A. Chelly, and A. Karsenty, "Probing of quantum energy levels in nanoscale body SOI-MOSFET: Experimental and simulation results," *J. Appl. Phys.*, vol. 124, 2018, Art. no. 124306.

[152] A. Karsenty and R. Mottes, "Hall amplifier nanoscale device (HAND): Modelling, simulations and feasibility analysis for THz sensor," *Nanomaterials*, vol. 9, no. 11, 2019, Art. no. 1618.

[153] Y. Mandelbaum, A. Zev, A. Chelly, Z. Zalevsky, and A. Karsenty, "Study of the photo- and thermo-activation mechanisms in nanoscale SOI modulator," *J. Sensors*, vol. 2017, 2017, Art. no. 9581976.

[154] M. Karelits, Z. Zalevsky, and A. Karsenty, "Nano polarimetry: Enhanced AFM-NSOM triple-mode polarimeter tip," *Sci. Rep.*, vol. 10, 2020, Art. no. 16201.

[155] D. Haskell, M. Levi, A. Chelly, E. Nir, S. Paknahad, and A. Karsenty, "Optically-excited MOS capacitor: Comprehensive numerical analysis of micro and nano effects," under writing.

[156] Y. Mandelbaum, R. Mottes, Z. Zalevsky, D. Zitoun, and A. Karsenty, "Design of surface enhanced Raman scattering (SERS) nanosensor array," *Sensors*, vol. 20, 2020, Art. no. 5123.

[157] Y. Mandelbaum, R. Mottes, Z. Zalevsky, D. Zitoun, and A. Karsenty, "Investigations of shape, material and excitation wavelength effects on field enhancement in SERS advanced tips," *Nanomaterials*, vol. 11, 2021, Art. no. 237.

[158] A. Fasiku, J. B. Olawale, and O. T. Jinadu, "A review of architectures - Intel single core, Intel dual core and AMD dual core processors and the benefits," *Int. J. Eng. Technol.*, vol. 2, no. 5, pp. 809–817, 2012.

[159] E. Rotem et al., "Intel Alder Lake CPU architectures," *IEEE Micro*, vol. 42, no. 3, pp. 13–19, May/Jun. 2022.

[160] J. Turley, *Introduction to Intel Architecture - The Basics*. Santa Clara, CA, USA: Intel Corporation, 2014.

[161] A. González-Fernández, J. Juvert, M. Aceves-Mijares, and C. Domínguez, "Monolithic integration of a silicon-based photonic transceiver in a CMOS process," *IEEE Photon. J.*, vol. 8, no. 1, Feb. 2016, Art. no. 7009213.

[162] M. A. M. Versteegh et al., "Single pairs of time-bin-entangled photons," *Phys. Rev. A*, vol. 92, 2015, Art. no. 033802.

[163] L. Carroll et al., "Photonic packaging: Transforming silicon photonic integrated circuits into photonic devices," *Appl. Sci.*, vol. 6, 2016, Art. no. 426.

[164] K. Giewont et al., "300-mm monolithic silicon photonics foundry technology," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8200611.

[165] P. Muñoz et al., "Foundry developments toward silicon nitride photonics from visible to the mid-infrared," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8200513.

[166] A. Rahim et al., "Open-access silicon photonics platforms in Europe," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8200818.

[167] T. Hu et al., "Silicon photonic platforms for mid-infrared applications [Invited]," *Photon. Res.*, vol. 5, no. 5, pp. 417–430, 2017.

[168] R. Shankar and M. Lončar, "Silicon photonic devices for mid-infrared applications," *Nanophotonics*, vol. 3, no. 4-5, pp. 329–341, 2014.

[169] J. Brouckaert, W. Bogaerts, P. Dumon, D. V. Thourhout, and R. Baets, "Planar concave grating demultiplexer fabricated on a nanophotonic silicon-on-insulator platform," *J. Lightw. Technol.*, vol. 25, no. 5, pp. 1269–1275, May 2007.

[170] Q. Wilmart et al., "A versatile silicon-silicon nitride photonics platform for enhanced functionalities and applications," *Appl. Sci.*, vol. 9, 2019, Art. no. 255.

[171] P. Muñoz et al., "Silicon nitride photonic integration platforms for visible, near-infrared and mid-infrared applications," *Sensors*, vol. 17, no. 9, 2017, Art. no. 2088.

[172] N. Abadía et al., "Novel polarization beam splitter based on p-i-n structure for an indium phosphide platform," in *Proc. 19th Int. Conf. Transparent Opt. Netw.*, 2017, pp. 1–4.

[173] J. Klamkin et al., "Indium phosphide photonic integrated circuits: Technology and applications," in *Proc. IEEE BiCMOS Compound Semicond. Integr. Circuits Technol. Symp.*, 2018, pp. 8–13.

[174] H. Zhao et al., "High-power indium phosphide photonic integrated circuits," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 6, Nov./Dec. 2019, Art. no. 4500410.

[175] X. Leijtens, "JePPIX: The platform for Indium phosphide-based photonics," *IET Optoelectron.*, vol. 5, no. 5, pp. 202–206, 2011.

[176] J. Lim, J. Shim, D.-M. Geum, and S. Kim, "Experimental demonstration of germanium-on-silicon slot waveguides at mid-infrared wavelength," *IEEE Photon. J.*, vol. 14, no. 3, Jun. 2022, Art. no. 5828709.

[177] B. Szelag et al., "Hybrid III–V/silicon technology for laser integration on a 200-mm fully CMOS-compatible silicon photonics platform," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8201210.

[178] D. Liang, G. Roelkens, R. Baets, and J. E. Bowers, "Hybrid integrated platforms for silicon photonics," *Materials*, vol. 3, pp. 1782–1802, 2010.

[179] H. Sattari et al., "Silicon photonic MEMS add-drop filter," in *Proc. Eur. Conf. Opt. Commun.*, 2020, pp. 1–4.

[180] E. H. Khoo, J. Li, H. Cai, D. Pinjala, and A. Q. Liu, "An integrated photonic MEMS switch system with fast switching speed and low power demand," in *Proc. Int. Solid-State Sensors, Actuators Microsystems Conf.*, 2007, pp. 1449–1452.

[181] L. Li et al., "Monolithically integrated stretchable photonics," *Light: Sci. Appl.*, vol. 7, 2018, Art. no. 17138.

[182] Zion.Market.Research, "Photonic integrated circuits (PIC) market to amass huge returns at USD 2,266.5 Mn by 2026," Jan. 2020. [Online]. Available: https://www.zionmarketresearch.com/news/photonic-integrated-circuits-market

[183] F. Murray et al., "Silicon based system-in-package : A new technology platform supported by very high quality passives and system level design tools," in *Proc. Topical Meeting Silicon Monolithic Integr. Circuits RF Syst.*, 2007, pp. 149–153.

[184] R. Gherabli, R. Zektzer, M. Grajower, J. Shappir, C. Frydendahl, and U. Levy, "CMOS-compatible electro-optical SRAM cavity device based on negative differential resistance," *Sci. Adv.*, vol. 9, no. 15, pp. 1–7, 2023.