

# Guest Editorial

## Special Section on Physical Design Techniques for Advanced Technology Nodes

Advanced technology nodes have engendered new challenges in the design of integrated circuits (ICs), which can only be addressed through innovations in physical design techniques and algorithms. These challenges stem from factors such as increasingly complex manufacturing design rules, cell pin access in technologies utilizing multiple patterning and FinFETs, various types of restrictions and blockages on the routing layers, and complexity of the physical floorplan, for example due to irregular shapes of placeable areas.

Examples of physical design algorithms which need to be revised or completely redesigned to account for the above factors include place and route algorithms to address the routability challenge, and interconnect timing and power optimization techniques in light of significant restrictions on how routing resources may be used. Physical design algorithms may further need to be redesigned to address these challenges in emerging technologies such as 3-D ICs.

This issue and the next issue feature the special section on physical design aimed at addressing these challenges.

Four papers focus on place and route techniques, which target manufacturability in advanced technology nodes. These include detailed placement and routing optimization techniques for double, triple, and quadruple patterning lithography.

Three papers address physical design techniques to improve pin access and routability. These include standard cell optimization technique to improve pin access for double patterning technology, and global routing procedure to evaluate routability, taking into account the significant variation in wire size and spacing across the metal layers.

Three papers focus on timing and power optimization in view of the advanced technology challenges. These works address clock network analysis and optimization in the presence of significant manufacturing variations, as well as physical design solutions for power-gated design domain.

Finally, the remaining papers address challenges of advanced technology nodes for emerging technologies. These include partitioning techniques to reduce congestion in 3-D monolithic ICs, placement techniques to improve coupling between through-silicon vias (TSVs), and utilizing spare TSVs to improve yield and timing. Other emerging technology options include physical design for sub-threshold design paradigm and digital microfluidic biochips.

This special section highlights the continued need for innovations in physical design to address the increasing complexity of digital implementation. We would like to thank the authors and reviewers for their tremendous efforts in making the special issue possible.

PROF. AZADEH DAVOODI, *Associate Professor*  
Department of Electrical and Computer Engineering  
University of Wisconsin  
Madison, WI 53705 USA  
(e-mail: adavoodi@wisc.edu)

PROF. JIANG HU, *Professor*  
Department of Electrical and Computer Engineering  
Texas A&M University  
College Station, TX 77843 USA  
(e-mail: jianghu@ece.tamu.edu)

DR. MUSTAFA OZDAL  
Strategic CAD Labs, Intel  
Hillsboro, OR 97124 USA  
(e-mail: mustafa.ozdal@intel.com)

DR. CLIFF C. N. SZE  
IBM Research  
Austin TX 78758 USA  
(e-mail: csze@us.ibm.com)