A Novel Low-Power Compression Scheme for Systolic Array-Based Deep Learning Accelerators | IEEE Journals & Magazine | IEEE Xplore