FLEET—Fast Lanes for Expedited Execution at 10 Terabits: Program Overview

Fred Douglis ⁽⁰⁾, Seth Robertson ⁽⁰⁾, Eric van den Berg ⁽⁰⁾, Josephine Micallef ⁽⁰⁾, and Marc Pucci ⁽⁰⁾, Peraton Labs (formerly Perspecta Labs), Basking Ridge, NJ, 07920, USA

Alex Aiken 몓, Computer Science Department, Stanford University and SLAC, Menlo Park, CA, 94025, USA

Keren Bergman ^(D), Maarten Hattink ^(D), and Mingoo Seok ^(D), Department of Electrical Engineering, Columbia University, New York, NY, 10027, USA

The DARPA FastNICs program targets orders of magnitude improvement in applications such as deep learning training by making radical improvements to network performance: While raw bandwidth has grown dramatically, the fundamental roadblock to application performance has been in delivering that data to the application. FLEET provides a primarily off-the-shelf solution with high-end servers and shared computational and storage resources connected via PCle over a reconfigurable MEMS optical switch; it uses custom Optical NICs to allow arbitrary topologies that can be configured before or even during execution to take advantage of shared resources and to flow data between components. FLEET's software is derived from Stanford Legion, which we are modifying to use the FLEET hardware and to plan application execution for these dynamic network topologies.

n 2019, the U.S. Defense Advanced Research Projects Agency (DARPA) solicited proposals for a program on Fast Network Interface Cards (FASTNICs).⁴ Dr. Jonathan M. Smith created the four-year program in recognition of the large gap between processor speeds and optical networks on the one hand, and network interconnects on the other: network interfaces typically operate 100-1000× slower than these other components, and this gap significantly impacts the performance of data-intensive applications. From the call for proposals:

FASTNICs will speed up applications such as the distributed training of machine learning classifiers by $100 \times$ through the development, implementation, integration, and validation of novel, clean-slate network subsystems. The program will focus on overcoming the gross mismatches in computing and network subsystem performance.

This article reports the initial design of a platform for FASTNICS, called FLEET.^a FLEET provides a primarily off-theshelf architecture that can leverage continuing advances of commercial computing advances to meet or exceed the FASTNICS program goals. The project started in mid-2020, thus this is a design overview and status report rather than reporting a polished system. FLEET requires innovations in both hardware and software, which are described in greater detail in "Hardware Overview" and "Software Overview." We then discuss "Related Work" and report "Conclusions."

HARDWARE OVERVIEW

FLEET's key hardware innovations are *Optical Network Interface Cards* (O-NICs) that can be plugged into the Peripheral Component Interconnect Express (PCIe) slots to extend the PCIe communication channels into the optical domain at full PCIe bandwidth. PCIe in the optical domain allows fine-grained direct memory transfers between servers or devices without the disadvantages of a shared bus. Our choice of PCIe allows for extremely efficient, low overhead, transparent zero-

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Digital Object Identifier 10.1109/MIC.2021.3075326 Date of publication 30 April 2021; date of current version 18 June 2021.

 $[^]a_{\mbox{FLEET}}$ stands for Fast Lanes for Expedited Execution at 10 Terabits



copy remote direct memory access (RDMA) memory transfer between cooperating tasks, at aggregate speeds of 12 Tbps by the end of the program. Critically, our choice of PCIe networking also allows reconfigurable direct access to all standard PCIe device resources, such as graphic processing units (GPUs), high-performance nonvolatile memory express (NVMe) storage drives, and data gathering sensors such as radar sensors, digital radios, and all other PCIe cards.

Once PCIe data are in the optical domain, we use a microelectromechanical (MEMS) optical circuit switch to connect the FLEET O-NIC cards to each other, allowing full-PCIe bandwidth network communications between two servers, a server and a PCIe device, or between two PCIe devices. The O-NIC leverages work on photonic interconnects at Columbia University.^{3,7}

Figure 1 provides an overview of the FLEET hardware architecture. Briefly, ① shows how multiple clusters can be interconnected via optical switches, with 3 Tbps aggregate system-to-system throughput in the FLEET Generation 1 system (Gen1) and 12 Tbps in FLEET Generation 2 (Gen2).

⁽²⁾ shows the details for a single cluster. Each cluster nominally consists of four servers and up to six chassis to hold PCIe devices. All of these servers and devices are interconnected using optical fibers that carry the PCIe data channels using 16 wavelengths for the 16 PCIe lanes a single O-NIC supports. The fibers are connected to a Polatis Series 7000^{b} 384×384 Software Defined Optical Circuit Switch, which configures mirrors and lightpaths (using Software Defined Networks) to allow the incoming and outgoing fibers to be connected to any other O-NIC port (flipping the incoming and outgoing signal paths). The 96 fibers not attached to servers or devices will be used for intercluster and WAN communication.

Each cluster is further broken out into ③ eight GPUs (or NVMe RAID controllers), each with its own O-NIC; and ④ eight CPUs, each with three O-NICs. ⑤ A

^bhttps://www.polatis.com/series-7000-384x384-portsoftware-controlled-optical-circuit-switch-sdn-enabled.asp

single CPU consists of a submotherboard blade with 28 cores. Finally, ⁽⁶⁾ shows the O-NIC in detail. The use of PCIe to attach our network interface card is key to our hardware architecture because it will accelerate acceptance, deployment, and transition through use of proven, widely available attachment standards. Further, PCIe is expected to have a long and productive roadmap for performance improvements. In addition, we are working toward improving compatibility, flexibility, and performance by extending FLEET to Lambda Labs A100 AMD systems^c using PCIe generation 4.

The O-NIC has two key features:

- The use of two optical-ports on the O-NIC card allows sophisticated data flows. With only one optical port, communications are restricted to only one peer, for example, a GPU could use the O-NIC to read data directly from an NVMe storage device (meaning that the GPU could then not send its results to another stage in the processing pipeline without incurring a significant optical switch reconfiguration penalty). With multiple optical modules, the GPU can receive full bandwidth streaming input from the NVMe while sending full-bandwidth output to the next processing element. Multiple output pipes also allow efficient data distribution such as ring or tree network structures.
- 2) The O-NIC is more than a PCIe channel and two optical modules that convert the PCIe bits to photonics; it also has a sophisticated FPGA that runs a PCIe Manager firmware core providing security features, memory address translation, and virtualized PCIe devices to resolve the inherent problems of reconfigurable direct access to memory and physical PCIe devices. Beyond this, it also provides a general-purpose mechanism to allow innetwork computation on data to accelerate latency-sensitive applications. Allowing arbitrary user applications to securely deploy code to the network FPGA interfaces minimizes the stage-tostage latency, where it is important; we use this functionality to meet the FASTNICs latency metrics. As detailed in "Related Work," the use of FPGAs for in-situ processing in network interface cards is by now well established, but to our knowledge the PCIe integration is unique.

In summary, $\ensuremath{\mbox{\tiny FLEET}}$ provides a rapidly reconfigurable hardware architecture that can build custom hardware

clusters from available LAN and WAN resources to execute specific applications, or application phases, with dynamically reconfigurable flexible pipelines providing direct access to shared resources. We provide a few examples of this innovative feature. All examples use the same underlying hardware platform, just with different applications and PCIe circuit switch configurations, effectively running a different hardware cluster:

- Simple two party exchange of data: Servers A & B can exchange data at 12 Tbps.
- Direct data gathering. Server A can read radar sensor data from the radar PCIe data acquisition cards (or stored radar data from NVMe disks) at 12 Tbps.
- Simple three party exchange of data: Server A can exchange data at 2 Tbps with server B and at 10 Tbps with server C. Any bandwidth ratio, in units of 126 Gbps (the bandwidth of a single Phase 1 O-NIC), can be supported.
- Data multicast: Servers A, B, C, and D could output data onto a ring topology, allowing data generated at 12 Tbps by server B to be received by C, D, and A. Equally well, server D could generate data to be received by servers A, B, and C at 12 Tbps.
- Phased three-party exchange of data: Server A can exchange data at 12 Tbps with server B. After the initial exchange needed for the first phase of processing is complete, server A can exchange data at 12 Tbps with server C. While it is talking to server C, the switch may be reconfigured to allow seamless high-speed interaction with server D when it is done with server C.
- Processing pipeline using direct disk-GPU communications. Figure 2 depicts a number of CPUs, GPUs, and JBODs (just a bunch of NVMe disks), each with one or more O-NICs.^d Here, the source image data from NVMe disks D_1 is sent directly (bypassing server CPUs and PCI Root Complex) to GPU G_1 . After GPU G_1 has processed an image block, it forwards the output to server A, which performs another stage of processing. After that stage of processing, the data can be sent to server C for processing, in conjunction with data from NVMe disks D₃, and with streaming FPGA transformations performed in O-NIC₂ A. Similar pipelining occurs in the top half of the figure. All data transfers in this pipeline may be simultaneously performed at full PCIe bandwidth,

^chttps://lambdalabs.com/deep-learning/servers/hyperplanea100

^dThe devices are labeled things like G_2 for GPU-2, or A for CPU A; the O-NICs are labeled to match their devices except for CPUs, which have multiple O-NICs and subscript which O-NIC is referenced, as in O – NIC₁ A.



Processing Pipeline((Disk->GPU->Host)²->Host->Disk)

FIGURE 2. Sample topology.

allowing (if multiple disks and GPUs are used) 80 Tbps^e of data to be in flight across the entire cluster at once provided the application could perform this streaming processing. interface and Legion *mapper* interface to control where application components (e.g., DNN layers or operators) run; it is also responsible for determining the best network configuration to connect O-NICs

SOFTWARE OVERVIEW

FLEET's software architecture builds on the Legion^{1,20} system, as shown in Figure 3. Legion is a well-established, open-source programming system for writing high-performance applications for distributed heterogeneous architectures. The blue components in the figure represent existing code, either in Legion or Linux. Red components represent FLEET code, including some new aspects of existing Legion code, as follows.

We originally anticipated that FLEET applications would be written in Regent,¹⁸ a language that supports implicit dataflow parallelism, or in C++. However, as the project evolved we shifted to Pygion,¹⁷ a flexible Python-based alternative to Regent, and in particular FlexFlow,¹⁰ a Legion application specifically focused on DNN Training. FlexFlow supports C++ and Python, and it can support both Keras (TensorFlow) and pyTorch applications. It can work directly with the FLEET *Planner*, described in greater detail below, to allocate resources. The Planner uses a FlexFlow strategy

^eThe example of 80 Tbps is not a maximum limit: using more servers in the local cluster or across the WAN to other clusters could increase this simultaneous in-flight bandwidth usage arbitrarily.



FIGURE 3. FLEET software overview.

through the MEMS switch, and for adapting that configuration at runtime.

Internally, Legion has a low-level portability layer called Realm²⁰ that sits below a high-level runtime (which we refer to as the Legion runtime). Both the high-level runtime and Realm need some modifications for the FLEET environment. For example, we are adding a transport library to Realm that supports our FPGA O-NIC communication protocol for message passing and RDMA. It would also be possible to add support for FLEET to a lower level transport component, such as GASNet² or UCX,¹⁶ but after exploring those alternatives, we decided it would be simpler and more efficient to support FLEET directly in Realm.

Underneath the runtime, we have the FLEET Planned Application Communication Environment (FPACE), which manages data movement as tasks finish with stages of their processing. The FPGA Application Acceleration Firmware Controller functionality (FAAFC) permits applications to use the FPGA on the O-NIC as an external Legion processor, similar to how it offloads execution to GPUs.

The FLEET Linux drivers are shown at the bottom of Figure 3, with most of them feeding into the PCIe driver and ultimately the O-NIC. The FLEET IP over PCIe Network Driver is responsible for transmitting IP packets over the PCIe, using the PCIe packet as the datalink layer in the IP stack. The O-NIC Driver is designed to recognize the O-NIC during Linux PCI Root Complex enumeration for discovery and support RDMA communication.

Regions are the primitive collection type in Legion; regions are a form of table similar to relations or dataframes, which are associated with a task and then migrate to another task for further processing. In the context of FLEET, these tasks may be on different cores within a submotherboard blade, on another blade, on another server, or even on another cluster. It is the responsibility of the runtime, using FPACE, to make the data available when it is needed, and to ensure coherence and performance.

FLEET Planner

The FLEET *Planner* creates the execution plan for the application using the FlexFlow strategy and Legion Mapper APIs. Legion already performs planning for NUMA considerations, memory, and cache sizes, and heterogeneous computing elements (such as tasks that could be executed on GPUs or CPUs depending on what would provide the overall best system

performance). However, our resource allocation problem is more challenging than the existing Legion mapping functionality of where to place data and computation. With FLEET, the PCIe channel bandwidth must be managed over time. FLEET is using an optical switch that can route PCIe slots to different destination, but changing destinations has an expensive reconfiguration time.^f Thus, it is important for FLEET to plan the datapath through the optical system when it is placing code on processors to ensure that sufficient bandwidth is available for all purposes and that topology changes are seldom required and unobtrusive.

Accurate simulation of execution characteristics is a critical prerequisite to accurate planning. We have recently extended the FlexFlow¹⁰ simulator to more accurately model Legion's runtime execution, including accounting for congestion on overloaded links. We have also made various improvements to the Legion profiler to more accurately report the costs of network messages and task execution on accelerators, which we expect will be important when we due detailed studies of application performance using O-NICs.

The Planner will create the network topology (the optical switch configuration assigning O-NIC communication circuits) and the assignment of tasks to servers, sockets, cores, GPUs, and FPGA Application Accelerator Firmware Cores. The FLEET Planner has the power to move the code to the data, the data to the code, or transform the data in-flight. If a particular application requires more resources (CPUs, GPUs, FPGA, or network bandwidth) than is available, the FLEET Planner will break the application up into phases, where the network topology and resources can be reassigned to a new configuration to continue the application processing pipeline.

The FLEET Planner models the mapping problem as a graph partitioning problem, based on two graphs: $G_A = (V_A, E_A)$, the application task graph, and $G_T = (V_T, E_T f)$, the FLEET physical topology graph. We call the elements of V_A "vertices" (application compute tasks), and the elements of V_T "nodes" [compute nodes such as CPUs, GPUs, FPGAs, and the MEMS switch as well as memories (zero-copy, NVMe)]. Nodes have attributes such as processor type and speed, memory type, and capacity. The nodes in G_T are connected by edges $e \in E_T$ representing, e.g., UPI buses and PCIe channels. The presence of an edge expresses an affinity between, e.g., a processor and

^fEach reconfiguration of the MEMS optical switch takes many milliseconds, but the optical interfaces can take still longer before communication is reestablished.



FIGURE 4. Notional FLEET Execution Plan: (i) Initial allocation of 6 tasks to cluster resources; (ii) Planner optimizes task allocation using cluster resources on cores, GPU, and O-NICs.

memory, or a processor and the MEMS switch. The edge has attributes such as bandwidth or latency (shared entities like Layer-2 cache and memory buses, are depicted as aggregated edges with shared attributes). The number of PCIe edges reflects the physical topology of the cluster: each O-NIC has two PCIe ports: $\Delta_{max,PCIe} = 2$. Similarly, the total number of PCIe edges in G_T connecting to the switch reflects the maximum number of ports on the switch, which is $\Delta_{max,switch} = 384$.

In order to run the application, the FLEET Planner needs to map each task vertex to a compute node, and route each data transfer along a shortest route in the physical topology graph from the compute node running its "source" task to the compute node mapped to its "destination" task. There is large preference to minimize the routing distance, e.g., 1-hop (direct connection) or even 0-hop (shared memory). For example, if these compute nodes are neighboring cores, then we can use page mapping so that the two nodes can use the same physical address. If the compute nodes are two CPUs in the same server, they can use the UPI on the motherboard that allows sending memory data between CPUs. If the source and destination are two servers, they can use the PCIe channels on the O-NIC to communicate. The FLEET Planner trades off bandwidth, latency, bus contention, and cache contention, in order to optimize placement of tasks.

Figure 4 depicts the result of FLEET Planner processing. The initial chordal optical switch configuration and task mapping are shown in Figure 4(i). Figure 4(ii) shows the result of the Planner cooptimizing task placement and optical switch link configuration: it uses an alternate implementation of task 1 to execute on the GPU;^g discovers that a direct link from the source data to the GPU running task (1) is more efficient; as part of the processing pipeline, it sends the GPU results directly to task 2 running on server A; the results of that task are forwarded simultaneously over the UPI bus to task ③ on server A and over the FLEET network to another copy of task ③ on server B; both task ③ results are forwarded to the Application Acceleration Firmware cores loaded on two of the O-NICs running task (4); the results of task (4) are forwarded to server C_{i} , where they are loaded in memory for both CPUs; task (5) executes on all cores of server C, taking advantage of the low latency costs for intercore communication; finally, after all processing of task (5) is complete, task 6 finishes the application processing, also on server C.

FLEET'S approach to jointly planning switch configuration and task mapping is to first find a good task partitioning independent of topology (switch) constraints, and find a good initial topology (meeting switch constraints) taking into account only structural information in the task graph. Second, we update the task mapping based on the "initial" topology. Third, we use iterative improvement [e.g., via stochastic search (e.g., Markov Chain Monte Carlo (MCMC)⁶)] to improve on the initial solution, until the Planner solution is satisfactory or upon reaching a maximum iteration or time limit.

The initial task partitioning takes into account the application task graph G_A and hardware device graph. Since optimal scheduling is an NP-hard problem in

^gThis is a simplified example; in practice many GPUs would be used.

general, so we will use heuristics and LP approximations in order to solve this approximately, based on the stated main objectives: balancing the application workload, and minimizing task communication cost.

FPGA Integration

To make use of the FLEET system, Legion needs two changes with respect to the FPGAs. First, there needs to be a "shim" with enough of a Legion runtime executing on the O-NICs to be able to move memory regions without the involvement of the CPUs. Second, Legion needs to be augmented to treat FPGAs as an execution environment. Realm²⁰ provides an interface for adding new kinds of processors to the Legion runtime, which needs to support only a relatively small number of methods: launching a task on the device, triggering a finish event when a task has completed, transferring data to the device and transferring data back from the device are the main services that are required. (There are also methods associated with gathering profiling information, initializing the device on startup, and registering new tasks that can be launched on the device.) The main complication with FPGAs is that switching from launching a task A to a different task B can be very expensive if the FPGA needs to be reflashed to load the code for task B. The cost of flashing is expensive, so ideally the FPGA can be programmed at the start of execution to include all functionality needed throughout a run; if the FPGA kernels do not fit or are more dynamic, the cost of flashing must be incorporated into both the Legion profiler and the simulator used for estimating FlexFlow costs.

RELATED WORK

There is a long history of programmable network interfaces using FPGAs, e.g., P4,⁸ and the programmability of the O-NIC is similar to recent work geared toward optimizing network throughput, such as Catapult v2⁵ and FlexNIC.¹¹ Catapult v2, from Microsoft, accelerated Bing searches via a "bump in the wire" inserting FPGAs between the NICs and the CPUs. FlexNIC allows the OS to add rules to packet processing in the NIC, which provide control over how packets are DMA'd to reduce memory pressure at high throughput. These research solutions also are generally restricted to fixed-purpose accelerator cores that do not change based on the application that is executing. Switching in datacenters has evolved in recent years; see Cheng *et al.*³ for a discussion.

While products from companies such as Dolphin^{12,13} permit servers to use PCIe to access memory and devices within other servers, that approach has significant restrictions: a) Resource sharing requires double-PCIe bandwidth/lanes, latency, and server PCIe controller resources; b) latency is high; c) it cannot scale to 10 Tbps (even theoretically) while still having "other" PCIe devices; and d) there are no useraccessible computing resources on the PCIe Optical NIC. FLEET overcomes all these limitations.

High-performance custom-designed GPU fabrics such as NVLink/NVSwitch^h interconnect GPUs (and sometimes CPUsⁱ) with higher performance than PCIe. However, they are limited to short distances (typically an enclosure) and a fixed, and small, number of nodes. FLEET allows GPUs to be used by any CPU, interconnect directly with NVMe and other PCIe devices, and adapt arbitrary topologies through the O-NICs and MEMS switch.

There has been extensive work recently on training of deep neural networks of larger and larger size, including various pipelining techniques showing promising speedups by judiciously overlapping communication and computation.^{9,14,15,19} FLEET can add to these speedups by taking into account more fine-grained hardware details.

CONCLUSION

FLEET has been underway for less than a year as of this writing, so it is early in its R&D process. To summarize its capabilities:

- FLEET is a unique computing system that combines novel photonics interfaces (by Columbia University) with PCIe-based FPGA accelerators for orders of magnitude reduction in execution time of machine learning tasks. It is expected to reduce key workflows from days to minutes (100× improvement), not achievable on today's state-of-the-art commercial hardware (or their roadmaps).
- High bandwidth is important, but it is not enough. FLEET achieves low latency by tightly integrating photonics and computing chips without the need for the high-level protocols used by state-of-the-art communication interfaces (e.g., Ethernet, RoCE, or Infiniband). It reduces overhead and latency and increases flexibility by using datacenter-scale PCIe as the underlying

^hhttps://www.nvidia.com/en-us/data-center/nvlink/ ⁱOne example is IBM POWER8 (https://www-355.ibm.com/ systems/power/openpower/tgcmDocumentRepository. xhtml?aliasId=POWER8_with_NVIDIA_NVLink)

data transport protocol, a standard ubiquitous protocol with continuous performance improvement in its roadmap.

- FLEET allows for a global pool of PCIe resources (GPUs, NVMe disks, or any other) to be used by different hosts and different workloads with zero overhead, unlike today's state of the art fixedtopology supercomputers or machine learning clusters.
- It dynamically reconfigures its topology to provide efficient execution of machine learning workloads (and others).

We look forward to reporting additional progress as the project progresses.

ACKNOWLEDGMENTS

Thanks to our DARPA program manager, Jonathan M. Smith, for initiating the program and providing helpful guidance. We greatly appreciate the support of Zhihao Jia, Elliot Slaughter, and Sean Treichler, members of the Legion team not directly involved in FLEET. The project is a large team effort, including the FLEET team at Peraton Labs (formerly Perspecta Labs), the Legion team at SLAC, the Lightwave Research Lab at Columbia, and our collaborators on the FASTNICs project at Raytheon and USC.

Distribution "A" (Approved for Public Release, Distribution Unlimited). This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions, and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

REFERENCES

- M. Bauer, S. Treichler, E. Slaughter, and A. Aiken, "Legion: Expressing locality and independence with logical regions," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2012, pp. 1–11.
- D. Bonachea and P. H. Hargrove, "Gasnet-ex: A highperformance, portable communication library for exascale," in Proc. Int. Workshop Lang. Compilers Parallel Comput., 2018, pp. 138–158.
- Q. Cheng, S. Rumley, M. Bahadori, and K. Bergman, "Photonic switching in high performance datacenters," *Opt. Express*, vol. 26, no. 12, pp. 16022–16043, 2018.

- DARPA, "Broad agency announcement: Fast network interface cards (fastnics)," 2019. [Online]. Available: https://beta.sam.gov/api/prod/opps/v3/opportunities/ resources/files/7dd88fc05ce75307984bbbeebbc818b6/ download?api key=null&status=archived&token=
- D. Firestone *et al.* "Azure accelerated networking: Smartnics in the public cloud," in *Proc. 15th Symp. Netw. Syst. Des. Implementation*, 2018, pp. 51–66.
- W. R. Gilks, S. Richardson, and D. Spiegelhalter, Markov Chain Monte Carlo in Practice. London, U.K.: Chapman & Hall, 1995.
- J. Gonzalez *et al.*, "Optically connected memory for disaggregated data centers," in *Proc. IEEE 32nd Int. Symp. Comput. Archit. High Perform. Comput.*, 2020, pp. 43–50.
- I. Hadžić and J. M Smith, "Balancing performance and flexibility with hardware support for network architectures," ACM Trans. Comput. Syst., vol. 21, no. 4, pp. 375–411, 2003.
- C. He, S. Li, M. Soltanolkotabi, and S. Avestimehr, "Pipetransformer: Automated elastic pipelining for distributed training of transformers," arXiv:2102.03161, 2021. [Online]. Available: https://arxiv.org/pdf/ 2102.03161.pdf.
- Z. Jia, M. Zaharia, and A. Aiken, "Beyond data and model parallelism for deep neural networks," in Proc. 2nd Conf. Syst. Mach. Learn., 2019. [Online]. Available: https://mlsys.org/Conferences/2019/index. html#schedule
- A. Kaufmann, S. Peter, N. K. Sharma, T. Anderson, and A. Krishnamurthy, "High performance packet processing with flexnic," in *Proc. 21st Int. Conf. Archit. Support Program. Lang. Oper. Syst.*, 2016, pp. 67–81.
- V. Krishnan, T. Miller, and H. Paraison, "Dolphin express: A transparent approach to enhancing PCI express," in *Proc. IEEE Int. Conf. Cluster Comput.*, 2007, pp. 464–467.
- J. Markussen, L. B. Kristiansen, and H. Kohmann, "NVME over PCIE fabrics using device lending," *White paper*, 2019. [Online]. Available: http://dolphinics.no/download/ WHITEPAPERS/nvme_over_pcie_fabrics_device_lending. pdf
- D. Narayanan *et al.*, "Pipedream: Generalized pipeline parallelism for DNN training," in *Proc. 27th ACM Symp. Oper. Syst. Princ.*, 2019, pp. 1–15.
- J. H. Park *et al.*, "Hetpipe: Enabling large DNN training on (whimpy) heterogeneous GPU clusters through integration of pipelined model parallelism and data parallelism," in *Proc. USENIX Annu. Tech. Conf.*, 2020, pp. 307–321.

- P. Shamis et al."UCX: An open source framework for HPC network Apis and beyond," in Proc. IEEE 23rd Annu. Symp. High-Perform. Interconnects, 2015, pp. 40–43.
- E. Slaughter and A. Aiken, "Pygion: Flexible, scalable task-based parallelism with python," in *Proc. IEEE*/ACM Parallel Appl. Workshop, 2019, pp. 58–72.
- E. Slaughter, W. Lee, S. Treichler, M. Bauer, and A. Aiken, "Regent: A high-productivity programming language for hpc with logical regions," in *Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.*, 2015, pp. 1–12.
- J. Tarnawski, A. Phanishayee, N. Devanur, D. Mahajan, and F. N. Paravecino, "Efficient algorithms for device placement of DNN graph operators," in *Proc. Int. Conf. Neural Inf. Process. Syst.*, 2020, arXiv:2006.16423.
- S. Treichler, M. Bauer, and A. Aiken, "Realm: An eventbased low-level runtime for distributed memory architectures," in Proc. 23rd Int. Conf. Parallel Archit. Compilation, 2014, pp. 263–276.

FRED DOUGLIS is a Chief Research Scientist with Peraton Labs, Basking Ridge, NJ, USA. He has a background in distributed operating systems and resource management, storage, and other systems areas. He is a Fellow of the IEEE and a member of the IEEE Computer Society Board of Governors. He served as the Editor-in-Chief of *Internet Computing* from 2007 to 2010 and has been on its editorial board since 1999. He is the corresponding author of this article. Contact him at fdouglis@perspectalabs.com.

SETH ROBERTSON is a Chief Research Scientist with Peraton Labs, Basking Ridge, NJ, USA. He has decades of expertise in large distributed systems, dynamic networks, cloud computing, DDoS Defense, avionics cyber defense, and deceptive, defensive, and offensive computer network operations. Contact him at srobertson@perspectalabs.com.

ERIC VAN DEN BERG is a Research Manager with Peraton Labs, Basking Ridge, NJ, USA. He has a background in applied mathematics, and has recently worked on distributed resource allocation in networks, planning and orchestrating cyber defensive maneuvers, and analyzing resource needs of quantum algorithms, among others. Contact him at evandenberg@perspectalabs.com.

JOSEPHINE MICALLEF is a Fellow and Senior Research Director of the Systems and Cyber Security Research group with Peraton Labs, Basking Ridge, NJ, USA. She is responsible for research initiatives on computing and networking platforms, technology, methodologies, and tools to support the construction and validation of large, complex, software-intensive distributed systems to ensure highly dependable operation even under cyber-attack. Contact her at jmicallef@perspectalabs.com.

MARC PUCCI is a Chief Research Scientist with Peraton Labs, Basking Ridge, NJ, USA. He has worked on programs ranging in size from processor microcode to large-scale systems-of systems. He has developed a variety of operating systems including uni- and multi-processor, distributed, real-time, and embedded. Recent work includes the analysis of the power grid for inconsistencies, and the detection of aberrant device behavior using side-channel emissions. Contact him at mpucci@perspectalabs.com.

ALEX AIKEN is a Professor of Computer Science with Stanford University, Menlo Park, CA, USA, and the Director of the Computer Science Division at SLAC. He leads the Legion project, which involves researchers from Stanford, SLAC, Los Alamos National Lab, and NVIDIA. He is a Fellow of the ACM. Contact him at aiken@stanford.edu.

MAARTEN HATTINK is a graduate student with Columbia University, New York, NY, USA. He received the B.S. and M.S. degrees from the Eindhoven University of Technology, The Netherlands, in 2015 and 2017, respectively. While pursuing these degrees, he worked at Prodrive Technologies B.V. as a Software and FPGA Engineer. He is currently working toward the Ph.D. degree and his research interest lies in photonic device integration and optical switching. Contact him at mh3654@columbia.edu.

MINGOO SEOK is an Associate Professor with the Department of Electrical Engineering, Columbia University, New York, NY, USA. He has been working on high-performance and low-power VLSI design with extensive experience in designing and prototyping analog, mixed-signal, digital, and power-management integrated circuits. Contact him at mgseok@ee. columbia.edu.

KEREN BERGMAN is the Charles Batchelor Professor of Electrical Engineering with Columbia University, New York, NY, USA, where she leads the Lightwave Research Laboratory and also serves as the Scientific Director of the Columbia Nano Initiative. She is a leading expert in high-performance photonic interconnect systems with extensive experience leading project teams for DARPA, DOE, and ARPA-E. She is a Fellow of IEEE and OSA. Contact her at bergman@ee. columbia.edu.