

Improving the Stability of Cascaded DC/DC Converter Systems via Shaping the Input Impedance of the Load Converter With a Parallel or Series Virtual Impedance

Xin Zhang, *Member, IEEE*, Xinbo Ruan, *Senior Member, IEEE*, and Qing-Chang Zhong, *Senior Member, IEEE*

Abstract—Interactions between individually designed power subsystems in a cascaded system may cause instability. This paper proposes an approach, which connects a virtual impedance in parallel or series with the input impedance of the load converter so that the magnitude or phase of the load converter’s input impedance is modified in a small range of frequency, to solve the instability problem of a cascaded system. The requirements on the parallel virtual impedance (PVI) and series virtual impedance (SVI) are derived, and the control strategies to implement the PVI and SVI are proposed. The comparison and general design procedure of the PVI and SVI control strategies are also discussed. Finally, considering the worst stability problem that often occurs at the system whose source converter is an *LC* filter, two cascaded systems consisting of a source converter with an *LC* input filter and a load converter, which is either a buck converter or a boost converter, are fabricated and tested to validate the effectiveness of the proposed control methods.

Index Terms—Cascaded system, dynamic performance, input impedance regulator (IIR), instability problem, load converter, parallel virtual impedance (PVI), series virtual impedance (SVI).

I. INTRODUCTION

DC distributed power systems (DPSs) have been widely used in space stations, aircraft, ships, hybrid vehicles,

Manuscript received December 3, 2014; revised March 18, 2015 and May 5, 2015; accepted June 7, 2015. Date of publication July 22, 2015; date of current version November 6, 2015. This work was supported in part by the National Natural Science Foundation of China under Award 51277097 and in part by the Engineering and Physical Sciences Research Council, U.K., under Grant EP/I038586/1.

X. Zhang was with the Aero-Power Sci-Tech Center, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China. He is now with the Department of Automatic Control and Systems Engineering, The University of Sheffield, Sheffield S1 3JD, U.K. (e-mail: xin.zhang@sheffield.ac.uk).

X. Ruan is with the Aero-Power Sci-Tech Center, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: ruanxb@nuaa.edu.cn).

Q.-C. Zhong is with the Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL 60616 USA, and also with the Department of Automatic Control and Systems Engineering, The University of Sheffield, Sheffield S1 3JD, U.K. (e-mail: zhongqc@iee.org).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2015.2459040




Fig. 1. Cascaded system.

communication systems, and renewable energy systems in the last few decades, due to the flexible system configurations, high efficiency, and high-power delivery capability [1]–[6]. In a dc DPS, there are various forms for connecting the subsystems; among which, cascaded configuration is the typical one [7]. Fig. 1 shows a typical cascaded system, which is composed of a source converter and a load converter. Although both the source and load converters can work well individually, the whole system may become unstable because of their interactions, as reported in [8]–[12]. The stability of the cascade system can be guaranteed if the Middlebrook criterion is satisfied [13]–[17], i.e., $Z_{o,S}/Z_{in,L}$ satisfies the Nyquist criterion, where $Z_{o,S}$ is the source converter’s output impedance, and $Z_{in,L}$ is the load converter’s input impedance.

In order to meet the Middlebrook criterion, various solutions have been proposed, and they can be classified into two types: passive [18] and active [19]–[23] methods. For passive methods, the passive components, such as resistors, capacitors, and inductors, are employed. In [18], the *RC* and *RL* dampers were introduced to reduce the output impedance resonant peak of the source converter, so that Z_o is less than Z_{in} in the entire frequency range, and thus, the system stability is guaranteed. However, the passive components might lead to significant power loss. As a result, the active methods, which are based on advanced control of the source converter [19]–[21] and/or the load converter [22], or adding a power buffer between the source and load converters [23], are proposed.

Compared to the stability solutions by changing the source converter’s output impedance, the methods of regulating the load converter’s input impedance are rarely reported. This is because the load converter’s input impedance is preferred to be regulated to a negative resistor when achieving a good dynamic performance [24], but this negative resistor characteristic is bad news for the stability of a cascaded system [13]. Accordingly, it is a big challenge to regulate the load

converter's input impedance, when ensuring the stability of the cascaded system and good dynamic performance of the load converter, simultaneously. In [25], one solution of this contradictory issue is presented by developing the regulation signal maps of the source converter into the regulation loop of the load converter. However, this method may be unachievable in some applications. For instance, if the source converter is a simple LC filter, there will be no regulation signals of the source converter, and as a result, the load converter's input impedance cannot be regulated to stabilize the cascaded system. Moreover, if the source converter is an LC filter, its output impedance is higher than that of other source converter types and the system's stability problem is more likely to appear [26]. Therefore, it is highly desirable to find more general stability solutions to regulate the input impedance of load converter.

This paper proposes a set of virtual-impedance-based control strategies to introduce a virtual impedance to be connected in parallel or series with the load converter's input impedance and thus regulate the load converter's input impedance. The proposed control strategies take into account both the stability of the cascaded system and the dynamic performance of the load converter, and they can be applied to any kind of cascaded systems. The remaining parts of this paper are organized as follows: In Section II, the instability reason of the cascaded system is reviewed and the stability-preferred input impedance of the load converter is discussed. Then, the parallel-virtual-impedance (PVI) control strategy and series-virtual-impedance (SVI) control strategy are presented in Sections III and IV, respectively. After that, two design examples are given in Section V. Section VI shows the experimental results, which verify the effectiveness of the proposed methods. Section VII compares the two control strategies and concludes their general design procedure. Finally, Section VIII summarizes this paper.

II. INSTABILITY REASON OF CASCADED SYSTEM AND STABILITY-PREFERRED INPUT IMPEDANCE OF LOAD CONVERTER

A. Review of Subsystems' Impedance Characteristics and Instability Cause of the Cascaded System

For cascaded systems, the impedance characteristics of subsystems and the cause of instability have been studied extensively in the last three decades [27]–[33]. Some general conclusions are summarized as follows.

- Impedance characteristic of Z_{o_S} : Z_{o_S} is the source converter's output impedance independent of its load. The characteristic of Z_{o_S} is depicted with dotted lines, as shown in Fig. 2. Here, if the source converter is a switching-mode power supply, f_{c_S} is the cutoff frequency of its voltage loop; if the source converter is an LC input filter, f_{c_S} is the filter's resonant frequency. It is obvious that Z_{o_S} is similar to the output impedance of an LC filter. If $f < f_{c_S}$, Z_{o_S} presents the characteristic of an inductor, and if $f > f_{c_S}$, Z_{o_S} presents the characteristic of source converter's output filter capacitor. Note that the source converter's open-loop output impedance




Fig. 2. Impedance characteristics of Z_{o_S} and Z_{in_L} .

is higher than its closed-loop output impedance, and if the source converter is an LC filter, its output impedance is higher than the output impedance of other source converter types [27].

- Impedance characteristic of Z_{in_L} : Z_{in_L} is the input impedance of the load converter operating in continuous current mode (CCM). The characteristic of Z_{in_L} is depicted with solid lines, as shown in Fig. 2, where f_{c_L} is the cutoff frequency of the load converter's voltage loop. If $f < f_{c_L}$, Z_{in_L} behaves as a negative resistor with the value of $-V_{bus}^2/P_o$ [28], where V_{bus} is the intermediate bus voltage, and P_o is the load converter's output power, and if $f > f_{c_L}$, Z_{in_L} behaves as an inductor. Note that, when $f < f_{c_L}$, the magnitude of Z_{in_L} is inversely proportional to P_o [29]–[31].
- Cause of instability: For a cascaded system, if Z_{o_S} is intersected with Z_{in_L} , and if f_{c_S} is less than f_{c_L} , as shown in Fig. 2, the cascaded system is unstable [31]. The -180° phase resulted by the load converter's negative resistor characteristic is the main factor that causes the instability of the cascaded system [32], [33].
- Worst case of instability problem: According to the characteristic of Z_{o_S} , when the source converter is an LC filter, its output impedance is higher than that of other types of source converters [26]. According to the characteristic of Z_{in_L} , when the load converter operates at full load, it has lowest input impedance. Hence, the worst case of instability problem of a cascaded system occurs at full load and with the source converter being an LC filter.

B. Stability-Preferred Input Impedance of Load Converter

As described earlier, for the purpose of ensuring system stability, the negative resistor characteristic of the load converter's input impedance Z_{in_L} should be removed. However, this will sacrifice the load converter's dynamic performance. Therefore, in order to make the cascaded system stable while keeping a good dynamic performance of the load converter, it is better to only regulate the characteristics of Z_{in_L} in the vicinity of the intersection frequencies of $|Z_{o_S}|$ and $|Z_{in_L}|$. Fig. 3 gives two ways of regulating Z_{in_L} as follows:

- Make a total separation of $|Z_{o_S}|$ and $|Z_{in_L}|$ by increasing the magnitude of Z_{in_L} within $[f_1, f_2]$ [see Fig. 3(a)].




Fig. 3. Stability-preferred input impedance of the load converter. (a) Total separation of $|Z_{o_S}|$ and $|Z_{in_L}|$. (b) Ensure $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$ within $[f_1, f_2]$.

- 2) Ensure that $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$ within $[f_1, f_2]$ by compensating the phase of Z_{in_L} [see Fig. 3(b)]. Here, f_1 and f_2 are the intersection frequencies of $|Z_{o_S}|$ and $|Z_{in_L}|$.

According to Fig. 3(a), the preferred Z_{in_L} can be described as

$$Z_{in_L_pref}(s) = \begin{cases} |Z_{in_L1}| \cdot e^{j\theta_1} & f \in [f_1, f_2] \\ Z_{in_L_ori}(s) & f \notin [f_1, f_2] \end{cases} \quad (1)$$

where $Z_{in_L1_ori}$ is the original input impedance of the load converter, and $|Z_{in_L1}|$ and θ_1 are the magnitude and phase of the preferred input impedance of the load converter within $[f_1, f_2]$, respectively. In order to make a total separation between $|Z_{o_S}|$ and $|Z_{in_L}|$, $|Z_{in_L1}|$ should satisfy

$$|Z_{in_L1}| > |Z_{o_S_peak}| \quad (2)$$

where $Z_{o_S_peak}$ is the peak value of Z_{o_S} . Since $|Z_{o_S}|$ and $|Z_{in_L}|$ are totally separated, θ_1 can be any values. In order to minimize the effect on the load converter, θ_1 is recommended to be the phase of the load converter's original input impedance, i.e., $\theta_1 = -180^\circ$ [see Fig. 3(a)].

According to Fig. 3(b), the preferred Z_{in_L} can be expressed as

$$Z_{in_L_pref}(s) = \begin{cases} |Z_{in_L2}| \cdot e^{j\theta_2} & f \in [f_1, f_2] \\ Z_{in_L_ori}(s) & f \notin [f_1, f_2] \end{cases} \quad (3)$$

where $|Z_{in_L2}|$ and θ_2 are the magnitude and phase of the preferred input impedance of the load converter within $[f_1, f_2]$, respectively. In order to ensure that $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$ at the intersection frequencies of $|Z_{o_S}|$ and $|Z_{in_L}|$, θ_2 should satisfy

$$\theta_2 \in (-90^\circ, 90^\circ). \quad (4)$$

Since $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$ at f_1 and f_2 , $|Z_{in_L2}|$ can be any values. In order to minimize the resulting effect on the load converter, $|Z_{in_L2}|$ is designed to be equal to $|Z_{in_L_ori}|$ [see Fig. 3(b)].




Fig. 4. Cascaded system with PVI.




Fig. 5. PVI control strategy.

III. PVI CONTROL STRATEGY FOR REGULATING THE INPUT IMPEDANCE OF LOAD CONVERTER

A. Concept of PVI

As shown in Fig. 4, the PVI $Z_{vir_P}(s)$ is introduced to be in parallel with the input port of the load converter. Hence, the load converter's input impedance is changed to

$$Z_{in_L}(s) = Z_{in_L_ori}(s) // Z_{vir_P}(s) = \frac{Z_{in_L_ori}(s)Z_{vir_P}(s)}{Z_{in_L_ori}(s) + Z_{vir_P}(s)} \quad (5)$$

where $Z_{in_L_ori}(s)$ is the original input impedance of the load converter, and if $f < f_{c_L}$, $Z_{in_L_ori}(s)$ is given by

$$Z_{in_L_ori}(s) = -V_{bus}^2 / P_o. \quad (6)$$

By regulating $Z_{vir_P}(s)$, the load converter's input impedance can be modified to the preferred one shown in Fig. 3. Substituting (1) into (5), the required $Z_{vir_P}(s)$ for achieving a total separation of $|Z_{o_S}|$ and $|Z_{in_L}|$ can be obtained as

$$Z_{vir_P}(s) = \begin{cases} \frac{-V_{bus}^2 |Z_{in_L1}|}{(V_{bus}^2 - |Z_{in_L1}| P_o)} & f \in [f_1, f_2] \\ +\infty & f \notin [f_1, f_2]. \end{cases} \quad (7)$$

Likewise, substituting (3) into (5), the required $Z_{vir_P}(s)$, for ensuring that $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$ at f_1 and f_2 , can be obtained as

$$Z_{vir_P}(s) = \begin{cases} \frac{(V_{bus}^2 e^{j\theta_2})}{[P_o(1 + e^{j\theta_2})]} & f \in [f_1, f_2] \\ +\infty & f \notin [f_1, f_2]. \end{cases} \quad (8)$$

B. PVI Control Strategy

Fig. 5 shows the small-signal control block of the original load converter. Its variables and transfer functions are described in Table I. The transfer function $1/Z_{vir_P}(s)$, which is shown

TABLE I
VARIABLES AND TRANSFER FUNCTIONS IN LOAD CONVERTER

\hat{v}_{bus}	Disturbance of the bus voltage	\hat{i}_{in_ori}	Disturbance of the input current
\hat{v}_o	Disturbance of the output voltage	\hat{i}_o	Disturbance of the output current
\hat{d}	Disturbance of the duty cycle	\hat{v}_{o_ref}	Disturbance of the output voltage reference
$G_{PWM}(s)$	Transfer function of the modulator	$H_s(s)$	Sampling coefficient of the output voltage
$G_v(s)$	Transfer function of the voltage regulator	$Z_{in_OL}(s)$	Open-loop input impedance
$Z_{o_OL}(s)$	Open-loop output impedance	$G_{id_OL}(s)$	Control to input current transfer function
$G_{vd_OL}(s)$	Control to output voltage transfer function	$G_{ii_OL}(s)$	Open-loop load to input current transfer function
$G_{vg_OL}(s)$	Open-loop input to output voltage transfer function		




Fig. 6. Characteristic of $|G_{Zin_P}(s)|$.

with dashed lines, is introduced to the control block between the input voltage and the input current to realize the PVI, and \hat{i}_{in} is the disturbance of the load converter's input current with $Z_{vir_P}(s)$. This is the basic idea of PVI. Moving the output of $1/Z_{vir_P}(s)$ to the output voltage reference, and adjusting the transfer function to $G_{Zin_P}(s)$, as shown with the dot-dashed lines, we have the equivalent transformation. This is the proposed PVI control strategy, and $G_{Zin_P}(s)$ is named as the *input impedance regulator* (IIR), which can be expressed as

$$G_{Zin_P}(s) = \frac{1}{Z_{vir_P}(s)} \cdot \frac{1 + T_v(s)}{G_v(s)G_{PWM}(s)G_{id_OL}(s)} \quad (9)$$

where $T_v(s) = H_s(s)G_v(s)G_{PWM}(s)G_{vd_OL}(s)$ is the loop gain of the voltage closed loop of load converter.

C. Realization of $G_{Zin_P}(s)$

Substituting (7) and (8) into (9), respectively, $G_{Zin_P}(s)$ can be further described as

$$G_{Zin_P}(s) = \begin{cases} \frac{|Z_{in_L1}|P_o - V_{bus}^2}{|Z_{in_L1}|V_{bus}^2} \times \frac{1 + T_v(s)}{G_v(s)G_{PWM}(s)G_{id_OL}(s)} & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2] \end{cases} \quad (10)$$

$$G_{Zin_P}(s) = \begin{cases} \frac{P_o}{V_{bus}^2} (1 + e^{-j\theta_2}) \times \frac{1 + T_v(s)}{G_v(s)G_{PWM}(s)G_{id_OL}(s)} & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2]. \end{cases} \quad (11)$$

As seen from (10) and (11), $G_{Zin_P}(s)$ is a frequency-based piecewise function, which is shown in Fig. 6, where $|G_{Zin_P}(s)|$ is a nonzero value within $[f_1, f_2]$ and zero outside




Fig. 7. Analog phase-shifted circuit.

$[f_1, f_2]$. Hence, a bandpass filter $G_{BPF}(s)$ can be utilized to realize $G_{Zin_P}(s)$, i.e.,

$$G_{Zin_P}(s) = \frac{|Z_{in_L1}|P_o - V_{bus}^2}{V_{bus}^2|Z_{in_L1}|} \times \frac{1 + T_v(s)}{G_v(s)G_{PWM}(s)G_{id_OL}(s)} G_{BPF}(s) \quad (12)$$

$$G_{Zin_P}(s) = \frac{P_o}{V_{bus}^2} (1 + e^{-j\theta_2}) \times \frac{1 + T_v(s)}{G_v(s)G_{PWM}(s)G_{id_OL}(s)} G_{BPF}(s). \quad (13)$$

In this paper, $G_{BPF}(s)$ adopts a typical second-order bandpass filter, which is composed of a second-order high-pass filter and a second-order low-pass filter, given as

$$G_{BPF}(s) = \frac{s^2}{s^2 + \left(\frac{\omega_1}{Q_H}\right)s + \omega_1^2} \cdot \frac{\omega_2^2}{s^2 + \left(\frac{\omega_2}{Q_L}\right)s + \omega_2^2} \quad (14)$$

where $\omega_1 = 2\pi f_1$ and $\omega_2 = 2\pi f_2$ are the characteristic angular frequencies of high-pass filter and low-pass filter, respectively; Q_H and Q_L are the quality factors of the high-pass filter and low-pass filter, respectively.

In (13), the shifted phase θ_2 can be implemented by digital control chips, such as a digital signal processor (DSP), a field-programmable gate array (FPGA), and a microcontroller unit (MCU), and can also be realized by an analog phase-shifted circuit [34], as shown in Fig. 7, where we let $R_1 = R_2 = R_3 = R_4 = R_5$; thus, θ_2 is given by

$$\theta_2 = -2 \arctan \frac{1 - (2\pi f_{c_S})^2 R_1 C_1 C_2 R_\phi}{2\pi f_{c_S} (C_2 R_\phi + R_2 C_1)} \quad (15)$$

where f_{c_S} is defined in Fig. 2. Since the vicinity of the intersection frequencies of source converter's output impedance and load converter's input impedance is usually very small, f_1 and f_2 are very close to f_{c_S} . As a result, we can get the following relationship:

$$v_2(f) = v_1(f) \cdot e^{-j\theta_2} \quad f \in [f_1, f_2]. \quad (16)$$

IV. SVI CONTROL STRATEGY FOR REGULATING THE INPUT IMPEDANCE OF LOAD CONVERTER

A. Concept of SVI

Fig. 8 shows the introduced SVI $Z_{vir_S}(s)$ at the input port of the load converter. As a result, the load converter's input impedance becomes

$$Z_{in_L}(s) = Z_{in_L_ori}(s) + Z_{vir_S}(s) \quad (17)$$




Fig. 8. Cascaded system with SVI.




Fig. 9. SVI control strategy.

where $Z_{in_L_ori}(s)$ at the frequencies below f_{c_L} is expressed as

$$Z_{in_L_ori}(s) = -V_{bus_ori}^2/P_o. \quad (18)$$

Similar to the PVI control strategy, the load converter's input impedance can be modified to the required one shown in Fig. 3 by regulating $Z_{vir_s}(s)$. By substituting (1) into (17), the required $Z_{vir_s}(s)$ for realizing a total separation of $|Z_{o_s}|$ and $|Z_{in_L}|$ [see Fig. 3(a)] can be derived as

$$Z_{vir_s}(s) = \begin{cases} \left(\frac{V_{bus_ori}^2}{P_o}\right) - |Z_{in_L1}| & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2]. \end{cases} \quad (19)$$

Likewise, by putting (3) into (17), the required $Z_{vir_s}(s)$, for ensuring that $|\varphi(Z_{o_s}) - \varphi(Z_{in_L})| < 180^\circ$ at f_1 and f_2 [see Fig. 3(b)] can be derived as

$$Z_{vir_s}(s) = \begin{cases} \left(\frac{V_{bus_ori}^2}{P_o}\right) \cdot (1 + e^{j\theta_2}) & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2]. \end{cases} \quad (20)$$

B. SVI Control Strategy

Fig. 9 shows the small-signal control block of the original load converter. Its variables and transfer functions are the same as those in Fig. 5. The transfer function $Z_{vir_s}(s)$ is introduced to the control block between the input current and the input voltage (dash line) to realize the SVI, and \hat{v}_{bus_ori} is the disturbance of the load converter's input voltage with $Z_{vir_s}(s)$. This is the basic idea of the SVI control strategy. By moving the feedback node of i_{in} to the output of $G_v(s)$ and adjusting the transfer function to $G_{Zin_s}(s)$, as shown with the dot-dashed lines, the equivalent control block diagram is obtained. Here, $G_{Zin_s}(s)$ is named as the IIR of the SVI control strategy, which can be expressed as

$$G_{Zin_s}(s) = -\frac{Z_{vir}(s)}{G_{id_OL}(s)G_{PWM}(s)Z_{in_L_ori}(s)} \frac{1 + T_v(s)}{T_v(s)}. \quad (21)$$

C. Realization of $G_{Zin_s}(s)$

By substituting (19) into (21), the required $G_{Zin_s}(s)$ for achieving a total separation of $|Z_{o_s}|$ and $|Z_{in_L}|$ is expressed as

$$G_{Zin_s}(s) = \begin{cases} -\left(\frac{V_{bus_ori}^2}{P_o}\right) + |Z_{in_L1}| \frac{1 + T_v(s)}{T_v(s)} & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2]. \end{cases} \quad (22)$$

Likewise, by putting (20) to (21), the required $G_{Zin_s}(s)$, for ensuring that $|\varphi(Z_{o_s}) - \varphi(Z_{in_L})| < 180^\circ$ at f_1 and f_2 , is derived as

$$G_{Zin_s}(s) = \begin{cases} -\left(\frac{V_{bus_ori}^2}{P_o}\right) \cdot (e^{j\theta_2} + 1) \frac{1 + T_v(s)}{T_v(s)} & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2]. \end{cases} \quad (23)$$

Similar to $G_{Zin_P}(s)$, $G_{Zin_s}(s)$ is also a frequency-based piecewise function, and the bandpass filter $G_{BPF}(s)$ can be used to realize $G_{Zin_s}(s)$. For achieving a total separation of $|Z_{o_s}|$ and $|Z_{in_L}|$, the required $G_{Zin_s}(s)$ can be expressed as

$$G_{Zin_s}(s) = \frac{-\left(\frac{V_{bus_ori}^2}{P_o}\right) + |Z_{in_L1}|}{G_{id_OL}(s)G_{PWM}(s)Z_{in_L_ori}(s)} \times \frac{1 + T_v(s)}{T_v(s)} G_{BPF}(s). \quad (24)$$

In addition, for ensuring that $|\varphi(Z_{o_s}) - \varphi(Z_{in_L})| < 180^\circ$ at f_1 and f_2 , the required $G_{Zin_s}(s)$ can be derived as

$$G_{Zin_s}(s) = \frac{-\left(\frac{V_{bus_ori}^2}{P_o}\right) \cdot (e^{j\theta_2} + 1)}{G_{id_OL}(s)G_{PWM}(s)Z_{in_L_ori}(s)} \times \frac{1 + T_v(s)}{T_v(s)} G_{BPF}(s). \quad (25)$$

As well known, the traditional compensation method regulates the output voltage or current of the load converter and ensures a good dynamic performance. Thus, the load converter behaves as a constant-power load, and its input impedance is regulated to a negative resistor. For the proposed PVI and SVI control strategies, they modify the magnitude or phase of load converter's input impedance only in a small range of frequency to stabilize the cascaded system, and the output voltage or current of the load converter is still well regulated. It should be pointed out that, since the proposed method is achieved by the control, it is only effective below the cutoff frequency of the load converter. However, according to Fig. 2, it is very interesting to find that, if the source converter's output impedance is intersected with the load converter's input impedance outside the cutoff frequency of the load converter, the cascaded system is still stable. Therefore, the proposed method is an effective approach for improving the stability of the cascaded system.




Fig. 10. Cascaded system of example I.

TABLE II
PARAMETERS OF THE CASCADED SYSTEM IN EXAMPLE I

Parameter	L_f	C_f	L_{f1}	C_{f1}	R_{Ld}
Value	700 μH	68 μF	33 μH	2400 μF	1.44 Ω
Parameter	R_1	R_2	R_3	R_4	C_1
Value	650 Ω	3.3 Ω	650 Ω	10k Ω	470 nF
Parameter	C_2	C_3	H_s	V_{camp}	$V_{o,r}$
Value	30 nF	159 pF	0.1	2.34V	1.2V

V. DESIGN EXAMPLES

As illustrated in Section II, the worst instability phenomenon is most likely to occur when the source converter is an LC filter. In addition, buck and boost converters are two typical dc/dc converters, and analog and digital control are two classical implementation methods. Hence, a 100-W cascaded system, which consists of an LC filter and a 48 V–12 V analog-control-based buck converter, and a 200-W cascaded system, which includes an LC filter and a 24 V–48 V digital-control-based boost converter, are discussed in this section.

A. Example I: Cascaded System Consisting of an Input LC Filter and an Analog-Control-Based Buck Converter

A 100-W cascaded system with an input LC filter (source stage) and a 48 V–12 V analog-control-based buck converter (load stage) is designed, which is shown in Fig. 10. The buck converter is operated at 100 kHz. A type-III network is used for the compensator, and the cutoff frequency and phase margin are set to 20 kHz and 45°, respectively. The corresponding system parameters are summarized in Table II.

The output impedance $Z_{o,S}(s)$ of the input LC filter is given in (26a), where R_{Lf} is the parasitic resistor of L_f , and the measured value is 0.1 Ω . According to the small-signal circuit model of the buck converter [35], $Z_{in,L}(s)$ can be expressed as (26b), where P_o and D are the output power and the duty cycle of the buck converter, respectively. That is,

$$Z_{o,S}(s) = \frac{sL_f + R_{Lf}}{s^2L_fC_f + sR_{Lf}C_f + 1} \quad (26a)$$

$$Z_{in,L}(s) = \left(\frac{-T_v(s)}{1 + T_v(s)} \frac{P_o}{V_{bus}^2} + \frac{1}{1 + T_v(s)} \times \frac{sC_{f1}D^2 + \frac{D^2}{R_{Ld}}}{s^2L_{f1}C_{f1} + s\frac{L_{f1}}{R_{Ld}} + 1} \right)^{-1} \quad (26b)$$




Fig. 11. Bode plot of $Z_{o,S}$ and $Z_{in,L}$ in the cascaded system of example I.

According to (26), the Bode plots of $Z_{o,S}$ and $Z_{in,L}$ at different loads are plotted in Fig. 11. Obviously, when the load is lower than 35% of the full load, $Z_{o,S}$ is less than $Z_{in,L}$; hence, the cascaded system is stable. When the load is higher than 35% of the full load, $|Z_{o,S}|$ and $|Z_{in,L}|$ are intersected at about 685 Hz and 780 Hz. Since the difference between $\varphi(Z_{o,S})$ and $\varphi(Z_{in,L})$ is larger than 180° at about 685 Hz, the cascaded system is unstable, and the oscillation will occur at about 685 Hz [36].

As discussed in Section II, changing the magnitude or phase of load converter's input impedance can stabilize the system. For a fair comparison, here, changing the phase of the load converter's input impedance is taken as the example in both PVI and SVI control strategies.

1) *Design of PVI Control Strategy:* In order to solve the instability problem conveniently, $Z_{in,L}$ is designed to a positive resistor within $[f_1, f_2]$ to ensure that $|\varphi(Z_{o,S}) - \varphi(Z_{in,L})| < 180^\circ$. Hence, we let $\theta_2 = 0$, which will simplify the control circuit.

According to the small-signal circuit model of the buck converter [35], $G_v(s)$, $G_{P\text{PWM}}(s)$, $G_{vd,OL}(s)$, and $G_{id,OL}(s)$ can be derived as (27), shown at the bottom of the next page.

Since $|T_v(s)| = |G_v(s)G_{P\text{PWM}}(s)G_{vd,OL}(s)H_s(s)| \gg 1$ within $[f_1, f_2]$, $|T_v(s)| + 1 \approx T_v(s)$. Substituting $\theta_2 = 0$ and (27) into (13), we have

$$G_{Zin,P}(s) = G_{Zin,P1} \cdot P_o \cdot G_{BPF}(s) \quad (28)$$

where

$$G_{Zin,P1}(s) \approx \frac{2H_s(s)R_{Ld}}{V_{bus}V_o [s^2L_{f1}C_{f1} + s(R_{Ld}C_{f1} + L_{f1}/R_{Ld}) + 2]} \quad (29)$$

In $G_{BPF}(s)$, $f_1 = 685$ Hz and $f_2 = 780$ Hz, and both Q_H and Q_L are selected to 0.707 for better amplitude–frequency characteristics of $G_{BPF}(s)$.

The Bode plot of the modified input impedance $Z_{in,L,PVI}$ is shown with dashed line in Fig. 11. As shown, $|\varphi(Z_{o,S}) - \varphi(Z_{in,L,PVI})| < 180^\circ$ at f_1 and f_2 . Therefore, the cascaded system will be stable, and the design of $G_{Zin,P}(s)$ is appropriate.




Fig. 12. PVI/SVI control circuit of the load converter.

Fig. 12 shows the circuit implementation of PVI control and SVI control of the load converter. When the single-pole–double-throw switches S_1 and S_2 are connected to the PVI terminals, and the single-pole–single-throw switch S_3 is closed, the circuit is for the PVI control. When S_1 and S_2 are connected to the SVI terminals, and S_3 is opened, the circuit is for the SVI control.

In subcircuit PVI-A, v_{bus} first goes through a high-pass filter comprising C_1 and R_1 to extract Δv_{bus} , and then, it is sent to the rectifier circuit and a peak value detection circuit, producing the magnitude of Δv_{bus} . This magnitude is compared with the preset allowable voltage ripple ΔV_{bus_allow} , and the error is amplified by amplifier A_2 . The output of A_2 is adaptively varied by P_o : a large P_o brings a larger Δv_{bus} , and on the contrary, a smaller P_o gives a smaller Δv_{bus} . Meanwhile, v_{bus} is sent to subcircuit PVI-B, which is composed of R_9 – R_{13} , C_4 , C_5 , and amplifier A_3 , to realize the function of $G_{Zin_P1}(s)$ in (29). Subcircuit PVI-C multiplies the outputs of subcircuits PVI-A

and PVI-B, and sends it to the second-order bandpass filter to obtain the output of $G_{Zin_P}(s)$ in (28).

A voltage closed loop is incorporated for regulating the output voltage of the load converter. Specifically, the sum of the output voltage's original reference and the bandpass filter's output is used as the final reference of the load converter's output voltage. The type-III network composed of R_{36} – R_{39} , C_{12} – C_{14} , and the amplifier A_9 is used as the regulator.

Finally, UC3525 is employed as the pulsewidth modulation (PWM) and drive circuit of the load converter.

Here, since the analog chip AD534 [37] is available in our laboratory, it is utilized to realize the function of multiplier. Compared to the relatively high-cost AD534, some low-cost analog multiplier circuits can be used to implement the same function, as recommended in [38], as well. This would further reduce the cost of the system.

2) Design of the SVI Control Strategy: Similar with the PVI control strategy, $\varphi(Z_{in_L})$ is also chosen as zero within

$$G_v(s) = \frac{s^2(R_2 + R_3)R_4C_1C_2 + s(R_2C_1 + R_3C_1 + R_4C_2) + 1}{s^3R_2R_3R_4C_1C_2C_3 + s^2R_3[R_4C_2C_3 + R_2C_1(C_2 + C_3)] + s(C_2 + C_3)R_3} \quad (27a)$$

$$G_{PWM}(s) = \frac{1}{V_{ramp}} \quad (27b)$$

$$G_{vd_OL}(s) = \frac{V_{bus}}{\left[s^2L_{f1}C_{f1} + s\left(\frac{L_{f1}}{R_{Ld}}\right) + 1 \right]} \quad (27c)$$

$$G_{id_OL}(s) = \frac{DV_{bus}}{R_{Ld}} \left[1 + \frac{1 + sR_{Ld}C_{f1}}{s^2L_{f1}C_{f1} + sL_{f1}/R_{Ld} + 1} \right] \quad (27d)$$




Fig. 13. Cascaded system of example II.

$[f_1, f_2]$ to ensure that $|\varphi(Z_{o_s}) - \varphi(Z_{in_L})| < 180^\circ$. Hence, we let $\theta_2 = 0$. Similarly, $G_{Z_{in_S}}(s)$ can be derived as

$$G_{Z_{in_S}}(s) = G_{Z_{in_S1}}G_{BPF}(s) \quad (30)$$

where

$$G_{Z_{in_S1}} \approx \left(1 - \frac{1 + sR_{Ld}C_{f1}}{s^2L_{f1}C_{f1} + s(L_{f1}/R_{Ld} + R_{Ld}C_{f1}) + 2} \right) \times \frac{2V_{ramp}R_{Ld}}{DV_{bus}}. \quad (31)$$

In addition, for $G_{BPF}(s)$, $f_1 = 685$ Hz and $f_2 = 780$ Hz, and $Q_H = Q_L = 0.707$.

The Bode plot of the improved input impedance $Z_{in_L_SVI}$ is also shown with double-dashed line in Fig. 11. As shown, $|\varphi(Z_{o_s}) - \varphi(Z_{in_L_SVI})| < 180^\circ$ at f_1 and f_2 . Therefore, the improved cascaded system is stable, and the design of $G_{Z_{in_S}}(s)$ is effective.

Fig. 12 describes the detailed SVI control circuit of the load converter, where S_1 and S_2 are connected to the SVI terminals, and S_3 is opened. The subcircuit SVI employs $R_{14} - R_{25}$, C_6 , C_7 , and amplifiers $A_4 - A_6$ to realize the function of $G_{Z_{in_S1}}(s)$ in (31). The output of the subcircuit SVI is sent to the second-order bandpass filter to obtain the output of $G_{Z_{in_S}}(s)$ in (30), which is subtracted from the output of the voltage regulator through the operational amplifier inside UC3525, forming the modulation signal. UC3525 is again used as the PWM and produces the drive signal of the power switch of the load converter.

B. Example II: Cascaded System Consisting of an Input LC Filter and a Digital-Control-Based Boost Converter

Fig. 13 shows a 200-W cascaded system consisting of an input LC filter (source stage) and a 24 V–48 V digital-control-based boost converter (load stage) operated at 100 kHz. Since the boost converter is a nonminimum phase system, a proportional–integral controller is employed as the compensator, and the cutoff frequency and phase margin are set to 2.5 kHz and 32° , respectively. The corresponding system parameters are summarized in Table III.

The output impedance $Z_{o_s}(s)$ of the input LC filter has been given in (26a). According to the small-signal circuit model of the boost converter [35], $Z_{in_L}(s)$ can be expressed as

$$Z_{in_L}(s) = \left(\frac{-T_v(s)}{1 + T_v(s)} \frac{P_o}{V_{bus}^2} + \frac{1}{1 + T_v(s)} \frac{sC_{f1}R_{Ld} + 1}{s^2L_{f1}C_{f1} + R_{Ld} + sL_{f1} + R_{Ld}(1 - D)^2} \right)^{-1} \quad (32)$$

TABLE III
PARAMETERS OF THE CASCADED SYSTEM IN EXAMPLE II

Parameter	L_f	C_f	L_{f1}	C_{f1}
Value	250 μ H	330 μ F	720 μ H	450 μ F
Parameter	R_{Ld}	k_p	k_i	
Value	11.52 Ω	15	450	




Fig. 14. Bode plot of Z_{o_s} and Z_{in_L} in the cascaded system of example II.

where D and P_o are the duty cycle and output power of the boost converter, respectively.

According to (26a) and (32), Fig. 14 plots the Bode plots of Z_{o_s} and Z_{in_L} at different loads. As shown, when the load is lower than 20% of the full load, there will be a total separation of $|Z_{o_s}|$ and $|Z_{in_L}|$; the cascaded system is stable. Otherwise, there are intersections between $|Z_{o_s}|$ and $|Z_{in_L}|$, and the two intersection frequencies are about 520 Hz and 645 Hz. Considering that the difference between $\varphi(Z_{o_s})$ and $\varphi(Z_{in_L})$ is larger than 180° at about 520 Hz, the cascaded system is unstable, and the oscillation will appear at about 520 Hz [36].

Similar to example I, both the PVI and SVI control strategies change the phase of the load converter's input impedance in example II.

1) *Design of PVI Control Strategy:* In order to solve the instability problem conveniently, Z_{in_L} is designed to a positive resistor within $[f_1, f_2]$ to ensure that $|\varphi(Z_{o_s}) - \varphi(Z_{in_L})| < 180^\circ$, i.e., θ_2 is set to 0.

According to the small-signal circuit model of the boost converter [35], $G_v(s)$, $G_{PWM}(s)$, $G_{vd_OL}(s)$, and $G_{id_OL}(s)$ can be expressed as

$$G_v(s) = k_p + \frac{k_i}{s} \quad (33a)$$

$$G_{PWM}(s) = \frac{1}{V_{ramp}} \quad (33b)$$

$$G_{vd_OL}(s) = \frac{V_{bus} \left[R_{Ld} - \frac{sL_{f1}}{(1-D)^2} \right]}{s^2L_{f1}C_{f1}R_{Ld} + sL_{f1} + R_{Ld}(1-D)^2} \quad (33c)$$

$$G_{id_OL}(s) = \frac{V_o(sC_{f1}R_{Ld} + 2)}{s^2L_{f1}C_{f1}R_{Ld} + sL_{f1} + R_{Ld}(1-D)^2}. \quad (33d)$$




Fig. 15. Software flowchart of the PVI and SVI control algorithm.

Since $|T_v(s)| = |G_v(s)G_{\text{PWM}}(s)G_{v_{d_OL}}(s)H_s(s)| \gg 1$ during $[f_1, f_2]$, $|T_v(s)| + 1 \approx |T_v(s)|$. Substituting $\theta_2 = 0$ and (33) into (13), $G_{Z_{in_P}}(s)$ can be derived as

$$G_{Z_{in_P}}(s) \approx G_{Z_{in_P1}}(s)G_{\text{BPF}}(s) \quad (34)$$

where

$$G_{Z_{in_P1}}(s) = \frac{2H_s(s)P_o R_{Ld} - sL_{f1}/(1-D)^2}{V_{bus}V_o sC_{f1}R_{Ld} + 2}. \quad (35)$$

In addition, for $G_{\text{BPF}}(s)$, $f_1 = 520$ Hz and $f_2 = 645$ Hz, and $Q_H = Q_L = 0.707$.

The Bode plot of the improved input impedance $Z_{in_L_PVI}$ is shown with dashed line in Fig. 14. As shown, $|\varphi(Z_{o_S}) - \varphi(Z_{in_L_PVI})| < 180^\circ$ at f_1 and f_2 . Therefore, the improved cascaded system is stable, and the design of $G_{Z_{in_P}}(s)$ is appropriate.

The PVI control system was implemented by a DSP TMS320F28335. Fig. 15 shows the flowchart of its mechanism. As shown, the input voltage v_{bus} and the output voltage v_o of the load converter are sampled to provide the necessary information for the PVI control and to calculate the final reference of output voltage. With the calculated reference of v_o , the output voltage of the load converter is regulated by the compensator $G_v(s)$.

2) Design Example of the SVI Control Strategy: In this example, similar to the PVI control strategy, $\varphi(Z_{in_L})$ is also chosen as zero within $[f_1, f_2]$ to ensure that $|\varphi(Z_{o_S}) - \varphi(Z_{in_L})| < 180^\circ$; hence, θ_2 is set to 0, and $G_{Z_{in_S}}(s)$ can be derived and simplified as

$$G_{Z_{in_S}}(s) \approx G_{Z_{in_S1}}(s)G_{\text{BPF}}(s) \quad (36)$$

where

$$G_{Z_{in_S1}}(s) = \frac{2V_{\text{ramp}}[s^2L_{f1}C_{f1}R_{Ld} + sL_{f1} + R_{Ld}(1-D)^2]}{V_o(sC_{f1}R_{Ld} + 2)}. \quad (37)$$

For $G_{\text{BPF}}(s)$, here, $f_1 = 520$ Hz and $f_2 = 645$ Hz, and $Q_H = Q_L = 0.707$.

The Bode plot of the improved input impedance $Z_{in_L_SVI}$ is also shown with double-dashed line in Fig. 14. As shown, $|\varphi(Z_{o_S}) - \varphi(Z_{in_L_SVI})| < 180^\circ$ at f_1 and f_2 . Therefore, the improved cascaded system is stable, and the design of $G_{Z_{in_S}}(s)$ is effective.

Similar to the PVI control method, the SVI control system was also implemented by a DSP TMS320F28335. The flowchart of its mechanism is also given in Fig. 15.

As shown in Fig. 15, the input current i_{in} and the output voltage v_o of the load converter are sampled to provide the necessary information for the SVI control and to output voltage regulation. The algorithm obtained the modulation signal by subtracting the output of $G_{Z_{in_S}}(s)$ from the output of $G_v(s)$. Then, it generated the PWM signal by PWM module.

C. Comparison of Analog and Digital Implementations of the Proposed Control Strategies

As discussed earlier, both the PVI and SVI control strategies can be realized by analog circuits or digital algorithm. Generally speaking, the analog chips are often cheaper than digital chips, and hence, the analog implementation is more affordable than digital realization. In addition, since the analog control system does not suffer the delay problem existing in the digital control system, the proposed method is expected to have a better performance with analog control. Furthermore, the execution time of the program cannot be ignored for the dc/dc converter in practice, i.e., the digital control limits the allowed maximum switching frequency of the dc/dc converter. For instance, in example II, the total call and execution time of the PVI control program is $4.5 \mu\text{s}$; thus, the load converter's maximum switching frequency is limited to 222 kHz. Therefore, from the perspective of cost, performance, and constraints, the analog implementation is better than digital implementation.

However, considering that the expressions of $G_{Z_{in_P}}(s)$ and $G_{Z_{in_S}}(s)$ are slightly complex, the proposed strategies are easier to be realized by digital algorithm rather than analog circuits.

As mentioned in Section II, regulating either the magnitude or the phase of the load converter's input impedance can stabilize the system. However, according to Sections III and IV, the design of PVI and SVI control strategies via regulating the magnitude of the load converter's input impedance is similar to that via regulating the phase of the load converter's input impedance. In addition, as shown in Table IV, this section also gives the Bode plots of $G_{Z_{in}}(s)$ with changing the magnitude and phase methods in examples I and II. It shows that, although the two methods have different physical concepts, their actual impact on the load converter is indeed very similar. Therefore, considering the aforementioned reasons and space limit, the detailed design procedure and demonstration of the regulating magnitude method is not presented here.

VI. EXPERIMENTAL VERIFICATION

According to the design examples, two prototypes have been fabricated and tested in the laboratory to verify the validity of the proposed control strategies.

TABLE IV
COMPARISON OF $G_{Z_{in}}(S)$ WITH CHANGING THE MAGNITUDE AND PHASE METHODS IN EXAMPLES I AND II






Fig. 16. Photograph of the prototype. (a) Prototype. (b) PCB of the analog controller.

A. Prototype I: Cascaded System Consists of an Input LC Filter and an Analog-Controlled Buck Converter

Prototype I is a 100-W cascaded system consisting of an input LC filter and a 48 V–24 V analog-controlled buck converter. Fig. 16(a) shows its photograph. Note that both PVI and SVI control circuits are laid out in one printed circuit board (PCB), as shown in Fig. 16(b), where the detailed information of the corresponding subcircuits in Fig. 12 is also marked.




Fig. 17. Experimental waveforms at full load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.




Fig. 18. Experimental waveforms at half load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.




Fig. 19. Experimental waveforms at 35% full load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.

The experimental results of the cascaded system without proposed control strategies, with PVI control strategy, and with SVI control strategy, at different loads, are given in Figs. 17–19, where the waveforms of v_{bus} and v_o are their ac components to clearly show the oscillation. As shown in Figs. 17(a) and 18(a), the cascaded system is unstable at full load and half load when the proposed control strategies are absent, and the oscillating frequencies of the bus voltage and output voltage are both about 685 Hz, which is coincided with the conclusion in Fig. 11. It is worth noting that, although the cascaded system is unstable, the system can only operate with an underdamped resonance instead of divergent resonance. This can be explained as follows. If the system is unstable, the converter’s inductor current starts to diverge. When it reduces to zero, the converter will operate in discontinuous current mode (DCM). Fortunately, in DCM, the converter’s order is reduced, and the whole system could readily return to stable operation. As a result, the current ceases to diverge and converges again. Finally, the system will find an equilibrium state and behave as underdamped resonance. As shown in Figs. 17(b) and (c) and 18(b) and (c), when the PVI or SVI control strategy is incorporated, the




Fig. 20. Dynamic waveforms of the system when the load steps between full load and 10% full load. (a) PVI control strategy. (b) SVI control strategy.




Fig. 21. Dynamic waveforms of the system when the input voltage steps between 80% and 120% rated voltage. (a) PVI control strategy. (b) SVI control strategy.

cascaded system becomes stable at full load and half load, and no oscillation occurs in v_{bus} and v_o . Fig. 19(a) shows the experimental waveforms of i_o , v_{bus} , and v_o at 35% full load without the proposed control strategy. It shows that the cascaded system is stable, which is consistent with Fig. 11. In addition, as shown in Fig. 19(b) and (c), the cascaded system is also stable when the PVI or SVI control strategy is utilized.

Fig. 20 shows the dynamic performance of the cascaded system, when its load steps between 10% and 100% full load at the rated input voltage (48 V). It can be found that the dynamic performances of the cascaded system with PVI control strategy and with SVI control strategy are both good. It is worth explaining that, since the proposed control strategies are aimed to the load converter, the dynamic performance of the source converter is not affected.

Fig. 21 shows the dynamic performance of the cascaded system, when its input voltage steps between 80% and 120% rated voltage at full load. It shows that the dynamic performances of the cascaded system with PVI control strategy and with SVI control strategy are both good. Note that the dc power supply “Chroma 62012P-80-60” is utilized to program the input voltage of the cascaded system, and it is a unidirectional dc power supply. Therefore, it takes a short time to step v_{in} up from 80% to 120% rated voltage but spends a relatively long time to step v_{in} down from 120% to 80% rated voltage, which is found in Fig. 21. This phenomenon is common for all the unidirectional dc power supplies.

In summary, the experimental results given in Figs. 17–21 show that both PVI control strategy and SVI control strategy are valid solutions to instability of prototype I. In addition, the proposed methods not only stabilize the system but also keep a good dynamic performance.




Fig. 22. Experimental waveforms at full load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.




Fig. 23. Experimental waveforms at half load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.




Fig. 24. Experimental waveforms at 20% full load. (a) Without the proposed control strategies. (b) With PVI control strategy. (c) With SVI control strategy.

B. Prototype II: Cascaded System Consists of an Input LC Filter and a Digital-Controlled Boost Converter

Here, a 200-W cascaded system with an input LC filter and a 24 V–48 V digital-control-based boost converter is built. The topology, parameters, and control algorithm have already been discussed in Section V-B.

The experimental results of the cascaded system without the proposed control strategies, with PVI control strategy, and with SVI control strategy, at different loads, are given in Figs. 22–24, where the waveforms of v_{bus} and v_o are their ac components to clearly show the oscillation. In Figs. 22(a) and 23(a), the cascaded system is unstable at full load and half load when the proposed control strategies are absent, and the oscillating frequencies of the bus voltage and output voltage are both about 520 Hz, which is consistent with the conclusion in Fig. 14. The reason why the unstable system is operating with an underdamped resonance instead of divergent resonance is already explained in Section VI-A, which is not repeated here. As shown in Figs. 22(b) and (c) and 23(b) and (c), when the PVI or SVI control strategy is introduced, the cascaded system becomes stable at full load and half load, and no oscillation




Fig. 25. Dynamic waveforms of the system, when its load steps between 10% and 100% full load. (a) With PVI control strategy. (b) With SVI control strategy.




Fig. 26. Dynamic waveforms of the system, when its input voltage steps between 80% and 120% rated voltage. (a) With PVI control strategy. (b) With SVI control strategy.

occurs in v_{bus} and v_o . Fig. 24(a) shows the experimental waveforms of i_o , v_{bus} , and v_o at 20% full load without the proposed control strategy. It shows that the cascaded system is stable, which is consistent with Fig. 14. In addition, as shown in Fig. 24(b) and (c), the cascaded system is also stable when the PVI or SVI control strategy is utilized.

Fig. 25 shows the dynamic waveforms of the cascaded system, when its load steps between 10% and 100% full load at the rated input voltage (24 V). As shown, the dynamic performances of the cascaded system with PVI control strategy and with SVI control strategy are both good.

Fig. 26 shows the dynamic performance of the cascaded system when the input voltage steps between 80% and 120% rated voltage at full load. It shows that the dynamic performances of the cascaded system with PVI control strategy and with SVI control strategy are both good. Similar to Fig. 21, it takes a short time to step v_{in} up but spends a relatively long time to step v_{in} down.

In summary, the experimental results given in Figs. 22–26 show that both PVI control strategy and SVI control strategy are valid solutions to instability of prototype II. In addition, the proposed methods keep a good dynamic performance.

According to the aforementioned two examples, it proves that the proposed control strategies are effective and feasible in practice.

VII. COMPARISON AND DESIGN PROCEDURE OF THE PROPOSED CONTROL STRATEGY

Goals of both the PVI and SVI control strategies are realizing the stability-preferred input impedance in Fig. 3. Hence, in essence, they have the same stabilize ability for the cascaded

TABLE V
COMPARISON OF PVI AND SVI CONTROL STRATEGIES

Control Strategy	Stabilize ability	Dynamic performance	Cost	Price
PVI	Same*	Same*	Low†	Need an additional input voltage sensor
SVI	Same*	Same*	Low†	Need an additional input current sensor

* Please see the experimental results in section VI; † Can use analog control circuit.




Fig. 27. General design steps of PVI and SVI control strategies.

system. In addition, considering the PVI and SVI control strategies changing load converter's input impedance in the same frequency range, their influences on the load converter's dynamic performance are almost the same. The experimental results proved the aforementioned points as well. The only difference between the two strategies is that the PVI control strategy requires an additional input voltage sensor of the load converter, while the SVI control strategy requires an additional input current sensor. Table V compares the features of the PVI and SVI methods, including stabilize ability, dynamic performance, cost, and price.

Moreover, in order to popularize the proposed strategies, a general design procedure of PVI and SVI control strategies is presented in Fig. 27.

VIII. CONCLUSION


In order to solve the instability problem of the cascaded system, a set of virtual-impedance-based control strategies, i.e., PVI and SVI control strategies, has been proposed in this paper. Our study shows that the proposed strategies modify the input impedance of the load converter only in a small range of frequencies. Therefore, it not only stabilizes the whole system but also ensures a good dynamic performance of the load converter. Furthermore, the proposed methods can be realized by analog control circuit or digital control algorithm without the help of the source converter; thus, our approaches are feasible in practice. Finally, a general design procedure is introduced to popularize the proposed strategies, and two example systems are fabricated to validate the correctness of our methods.

ACKNOWLEDGMENT

The authors would like to thank the reviewers for their insightful and valuable comments, which have helped the authors significantly improve the quality of this paper.

REFERENCES

- [1] Q.-C. Zhong and T. Hornik, *Control of Power Inverters in Renewable Energy and Smart Grid Integration*. Piscataway, NJ, USA: Wiley-IEEE Press, 2013.
- [2] F. Blaabjerg, A. Consoli, J. A. Ferreira, and J. D. van Wyk, "The future of electronic power processing and conversion," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 715–720, May 2005.
- [3] K. Jo, J. Kim, D. Kim, C. Jang, and M. Sunwoo, "Development of autonomous car—Part II: A case study on the implementation of an autonomous driving system based on distributed architecture," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 5119–5132, Aug. 2015.
- [4] J. Munoz-Cruzado Alba, J. Villegas-Nunez, J. Vite-Frias, J. Carrasco-Solis, and E. Galvan, "New low distortion $Q - f$ droop plus correlation anti-islanding detection method for power converters in distributed generation systems," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 5072–5081, Aug. 2015.
- [5] P. Shamsi and B. Fahimi, "Dynamic behavior of multiport power electronic interface under source/load disturbances," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4500–4511, Oct. 2013.
- [6] A. Ovalle, G. Ramos, S. Bacha, A. Hably, and A. Rumeau, "Decentralized control of voltage source converters in microgrids based on the application of instantaneous power theory," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1152–1162, Feb. 2015.
- [7] S. Luo, "A review of distributed power systems Part I: DC distributed power system," *IEEE Aerosp. Electron. Syst. Mag.*, vol. 20, no. 8, pp. 5–16, Aug. 2005.
- [8] X. Zhang, X. Ruan, and C. K. Tse, "Impedance-based local stability criterion for dc distributed power systems," *IEEE Trans. Circuit Syst. I, Reg. Papers*, vol. 62, no. 3, pp. 916–925, Mar. 2015.
- [9] A. Emadi, "Modeling of power electronic loads in ac distribution systems using the generalized state-space averaging method," *IEEE Trans. Ind. Electron.*, vol. 51, no. 5, pp. 995–1000, Oct. 2004.
- [10] A. Khaligh, "Realization of parasitics in stability of dc-dc converters loaded by constant power loads in advanced multi-converter automotive systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2295–2305, Jun. 2008.
- [11] O. König, C. Hametner, G. Prochart, and S. Jakubek, "Battery emulation for power-HIL using local model networks and robust impedance control," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 943–955, Feb. 2014.
- [12] L. Zhang, X. Ren, and X. Ruan, "A bandpass filter incorporated into the inductor current feedback path for improving dynamic performance of the front-end DC-DC converter in two-stage inverter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 5, pp. 2316–2315, May 2014.
- [13] R. D. Middlebrook, "Input filter considerations in design and application of switching regulators," in *Conf. Rec. IEEE IAS Annu. Meeting*, 1979, pp. 366–382.
- [14] C. M. Wildrick, F. C. Lee, B. H. Cho, and B. Choi, "A method of defining the load impedance specification for a stable distributed power system," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 280–285, May 1995.
- [15] X. Feng, J. Liu, and F. C. Lee, "Impedance specifications for stable DC distributed power systems," *IEEE Trans. Power Electron.*, vol. 17, no. 2, pp. 157–162, Mar. 2002.
- [16] X. Wang, R. Yao, and F. Rao, "Three-step impedance criterion for small signal stability in two-stage DC distributed power systems," *IEEE Power Electron. Lett.*, vol. 1, no. 3, pp. 83–87, Sep. 2003.
- [17] R. Turner, S. Walton, and R. Duke, "A case study on the application of the Nyquist stability criterion as applied to interconnected loads and sources on grids," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2740–2749, Jul. 2013.
- [18] M. Cespedes, L. Xing, and J. Sun, "Constant-power load system stabilization by passive damping," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1832–1836, Jul. 2011.
- [19] A. Khaligh, A. M. Rahimi, and A. Emadi, "Modified pulse-adjustment technique to control DC/DC converters driving variable constant-power loads," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1133–1146, Mar. 2008.
- [20] J. Wang and D. Howe, "A power shaping stabilizing control strategy for DC power systems with constant power loads," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2982–2989, Nov. 2008.
- [21] A. M. Rahimi and A. Emadi, "Active damping in DC/DC power electronic converters: A novel method to overcome the problems of constant power loads," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1428–1439, May 2009.
- [22] X. Liu, A. J. Forsyth, and A. M. Cross, "Negative input-resistance compensator for a constant power load," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3188–3196, Dec. 2007.
- [23] W. W. Weaver and P. T. Krein, "Optimal geometric control of power buffers," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1248–1258, May 2009.
- [24] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics: Converters, Applications and Design*. Hoboken, NJ, USA: Wiley, 2003.
- [25] X. P. Wang, R. P. Yao, and R. Q. Rao, "Subsystem-interaction restraint in the two-stage DC distributed power systems with decoupling-controlled-integration structure," *IEEE Trans. Ind. Electron.*, vol. 52, no. 6, pp. 1555–1563, Dec. 2005.
- [26] X. Zhang, X. Ruan, H. Kim, and C. K. Tse, "Adaptive active capacitor converter for improving stability of cascaded DC power supply system," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1807–1816, Apr. 2013.
- [27] S. Abe, M. Hirokawa, T. Zaitzu, and T. Ninomiya, "Stability design consideration for on-board distributed power system consisting of full-regulated bus converter and POLs," in *Proc. IEEE PESC*, 2006, pp. 2669–2673.
- [28] M. Hankaniemi *et al.*, "Characterization of regulated converters to ensure stability and performance in distributed power supply system," in *Proc. IEEE INTELEC*, 2005, pp. 533–538.
- [29] R. D. Middlebrook and S. Cuk, "A general unified approach to modeling switching converter power stages," in *Proc. IEEE PESC*, 1976, pp. 18–34.
- [30] D. M. Sable, B. H. Cho, and R. B. Ridley, "Use of leading-edge modulation to transform boost and flyback converters into minimum-phase-zero systems," *IEEE Trans. Power Electron.*, vol. 6, no. 4, pp. 704–711, Oct. 1991.
- [31] M. K. Kazimierczuk and L. A. Starman, "Dynamic performance of PWM DC-DC boost converter with input voltage feedforward control," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 46, no. 12, pp. 1473–1481, Dec. 1999.
- [32] S. Abe, M. Hirokawa, T. Zaitzu, and T. Ninomiya, "Optimal bus capacitance design for system stability in onboard distributed power architecture," in *Proc. EPE-PEMC*, 2008, pp. 393–399.
- [33] G. S. Thandi, R. Zhang, K. Xing, F. C. Lee, and D. Boroyevich, "Modeling, control and stability analysis of a PEBB based DC DPS," *IEEE Trans. Power Del.*, vol. 14, no. 2, pp. 497–505, Apr. 1999.
- [34] S. A. Mahmoud, Z. El-Khatib, and L. MacEachern, *Distributed CMOS Bidirectional Amplifiers: Broadbanding and Linearization Techniques*. New York, NY, USA: Springer-Verlag, 2012.
- [35] S. Cuk, "Modeling, analysis, and design of switching converters," Ph.D. dissertation, Eng. Appl. Sci., California Inst. Technol., Pasadena, CA, USA, Nov. 1976.
- [36] C. M. Wildrick, "Stability of distributed power supply system," Ph.D. dissertation, College Eng., Virginia Polytechnic Inst. State Univ., Blacksburg, VA, USA, Feb. 1993.
- [37] *Internally Trimmed Precision IC Multiplier*, Analog Device, Norwood, MA, USA, AD534 datasheet, Nov. 1999.
- [38] A. Demosthenous and M. Panovic, "Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 52, no. 9, pp. 1721–1731, Sep. 2005.



Xin Zhang (M'15) received the B.S. and Ph.D. degrees in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics (NCAA), Nanjing, China, in 2007 and 2014, respectively. He is currently working toward the Ph.D. degree in automatic control and systems engineering at The University of Sheffield, Sheffield, U.K.

He is also currently a Research Associate with The University of Sheffield. His main research interests include soft-switching dc/dc converters, modeling of dc/dc converters, and reliability and stability of distributed power systems.



Xinbo Ruan (M'97–SM'02) received the B.S. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1991 and 1996, respectively.

In 1996, he joined the College of Automation Engineering, NUAA, where he became a Professor in 2002. From 2008 to 2011, he was also with the College of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China. He is the author or coauthor of seven books and more than 180 technical papers published in journals and conference proceedings. His main research interests include soft-switching power electronics converters, power electronics system integration, and renewable energy generation systems.

Prof. Ruan served as Vice President of the China Power Supply Society from 2005 to 2013. He has been an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS ON POWER ELECTRONICS since 2011 and 2013, respectively.



Qing-Chang Zhong (M'04–SM'04) received the Ph.D. degree in control theory and engineering from Shanghai Jiao Tong University, Shanghai, China, in 2000 and the Ph.D. degree in control and power engineering from Imperial College London, London, U.K., in 2004.

He is the Max McGraw Endowed Chair Professor in Energy and Power Engineering with the Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL, USA, and the Research Professor

in Control of Power Systems with the Department of Automatic Control and Systems Engineering, The University of Sheffield, Sheffield, U.K. He (co)authored three research monographs, including *Control of Power Inverters in Renewable Energy and Smart Grid Integration* (Wiley-IEEE Press, 2013). His research focuses on power electronics and advanced control theory, together with their applications in various sectors.

Dr. Zhong is a Distinguished Lecturer of both the IEEE Control Systems Society and the IEEE Power Electronics Society. He serves as an Associate Editor for the IEEE TRANSACTIONS ON AUTOMATIC CONTROL, IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, IEEE ACCESS, IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, and *European Journal of Control*.