A Patient-Specific Closed-Loop Epilepsy Management SoC With One-Shot Learning and Online Tuning

Miaolin Zhang, Student Member, IEEE, Lian Zhang, Student Member, IEEE, Chne-Wuen Tsai[®], Graduate Student Member, IEEE, and Jerald Yoo[®], Senior Member, IEEE

Abstract-Epilepsy treatment in clinical practices with surface electroencephalogram (EEG) often faces training dataset shortage issue, which is aggravated by seizure pattern variation among patients. To facilitate future optimization of the detection accuracy as new datasets are available, a fully programmable patient-specific closed-loop epilepsy tracking and suppression system-on-chip (SoC) is proposed with the first-in-literature oneshot learning and online tuning to the best of our knowledge. The proposed two-cycle analog front end (2C-AFE) obtains a 9.8-b effective number of bits (ENOB) with 8x capacitive digital-toanalog converter (CAPDAC) area reduction and 4x switching energy saving compared to a conventional 10-b SAR with an identical unit capacitor size. The entire SoC with 16 surface EEG recording channels consumes an ultra-low energy of 0.97 μ J/class and occupies a miniaturized area of 0.13 mm²/ch. in 40-nm CMOS, achieving real-time concurrent seizure detection and raw EEG recording. Verified with the CHB-MIT database, the guided time-channel averaging (GTCA) neural processor achieves the vector-based sensitivity, the specificity, and the latency of 97.8%, 99.5%, and <1 s, respectively. The initial one-shot learning and follow-up online tuning function is validated with the EEG recording from a local hospital patient, which demonstrates a 1.8× vector-based sensitivity boost.

Index Terms—Area-energy efficiency, analog front end (AFE), closed loop, digital back end (DBE), electroencephalogram (EEG), epilepsy management, fully programmable stimulation, guided time-channel averaging (GTCA), neural processor, oneshot learning, online tuning, patient-specific, seizure detection,

Manuscript received August 12, 2021; revised November 15, 2021 and January 5, 2022; accepted January 9, 2022. Date of publication February 4, 2022; date of current version March 28, 2022. This article was approved by Guest Editor Borivoje Nikolić. This work was supported in part by the Agency for Science, Technology and Research (A*STAR), Singapore, Advanced Manufacturing and Engineering (AME) Nanosystems at the Edge Program under Grant A18A4b0055 and in part by the National University of Singapore (NUS) under Grant R-263-000-C62-133/731. (*Miaolin Zhang and Lian Zhang contributed equally to this work.*) (*Corresponding author: Jerald Yoo.*)

This work involved human subjects in its research, which was reviewed and approved by the National University of Singapore's Institutional Review Board (IRB).

Miaolin Zhang was with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117583. He is now with Huawei Technologies, Chengdu 611730, China (e-mail: miaolin.z@u.nus.edu).

Lian Zhang and Chne-Wuen Tsai are with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117583 (e-mail: lian.zhang@u.nus.edu; tsaicw@u.nus.edu).

Jerald Yoo is with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117583, and also with The N.1 Institute for Health, Singapore 117456 (e-mail: jyoo@nus.edu.sg).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JSSC.2022.3144460.

Digital Object Identifier 10.1109/JSSC.2022.3144460

support vector machine (SVM), surface EEG, system-on-chip, two-cycle analog front end (2C-AFE), vector-based sensitivity.

I. INTRODUCTION

E PILEPSY is a chronic neurological disorder that affects over 50 million people worldwide [1]. Traditional treatments of the symptom include recording long-term electroencephalogram (EEG) with bulky systems [2] and medications to suppress the unwanted neural activities [3], which are inconvenient and difficult to provide timely and patient-specific seizure suppression. In contrast, closed-loop systems on chip (SoCs) in a wearable form factor that are capable of EEG recording, seizure classification, and programmable stimulation aim to realize ambulatory epilepsy treatment (see Fig. 1) [4].

Surface EEG and intracranial EEG (iEEG) are frequently adopted for seizure tracking. While seizure-related pattern in the surface EEG is concentrated between 0.5 and 30 Hz [4], iEEG can utilize a higher frequency band oscillation (HFO) (up to \sim 500 Hz) that shows a good correlation with seizure pattern [5], at the cost of larger bandwidth and higher computation speed, and, most importantly, invasive incision on a subject. In contrast, surface EEG has a great advantage for its non-invasiveness.

In most seizure tracking clinical cases with surface EEG, only a few seizure onset datasets per patient are available [6], [7]. Hence, patients are periodically hospitalized for EEG recording at a huge societal expense. The seizure pattern varies from person to person, and unlike in the iEEG case, seizure from surface EEG is particularly muffled and can be inconspicuous and often what is a seizure pattern for a patient may well be a normal pattern for another patient. Also, the spectral energy of seizure onset can be even lower than the normal pattern (instead of normally being higher as in iEEG with HFO) [6], [7]. To make matters worse, it may vary with aging even for the same patient. Therefore, the algorithm needs to be trained with only several onset data (one-shot learning) and has the flexibility to record and apply new data to the classifier (online tuning) for long-term seizure tracking and treatment. As the seizure pattern variation also requires customized stimulation parameters [8], a fully programmable stimulator is necessary to provide efficient and patient-specific seizure treatment (see Fig. 1).

For closed-loop EEG systems that utilize the classification result to suppress the seizure through stimulation, prompt and accurate stimulator response for *both onset/termination*

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/



Fig. 1. Closed-loop epilepsy management SoC with its problems and proposed solutions.



Fig. 2. Vector-based versus event-based detection.

detection is critical. There are two methods of evaluating seizure detection accuracy in the literature. In an event-based detection [9], the target is to detect seizure occurrence regardless of seizure duration; as shown in Fig. 2, the stimulation following the seizure detection could happen after a long while of actual seizure onset and finish before the seizure ceases (cases B–D). In contrast, the vector-based detection [7] accurately captures both the seizure onset and termination and hence is possible to provide prompt and accurate seizure suppression via stimulation (see case A). In all four cases, event-based sensitivity would be 100%, but only case A would show the vector-based sensitivity of 100%, while cases B-D show only 60%, 60%, and 20%, respectively (which would miss the accurate time to activate the stimulation). Therefore, having high vector-based sensitivity is crucial for a closed-loop epilepsy management system.

To address the aforementioned issues, this article presents the fully programmable closed-loop epilepsy management SoC (see Fig. 1), where surface EEG is selected over intracranial EEG to save energy and to avoid intracranial surgery [7]. The surface EEG noise is handled by time-channel averaging. To adapt to the inter-patient and intra-patient seizure pattern variations, *real-time concurrent seizure detection and raw EEG recording* enable offline classifier retraining with newly recorded datasets. Furthermore, initial one-shot learning



Fig. 3. Proposed closed-loop epilepsy management SoC architecture.

and follow-up online tuning function is proposed to tune the decision boundary while facing limited training datasets. Finally, a fully programmable (waveform, amplitude, frequency, and phase) current stimulator is implemented to close the loop and provide better stimulation efficacy.

This article is organized as follows. Section II describes the SoC architecture with design motivation. Sections III and IV detail the design considerations and circuits of the two-cycle analog front end (2C-AFE) and the guided time–channel averaging (GTCA) support-vector-machine (SVM) neural processor, respectively. Section V discusses the measurement results and analysis. Finally, Section VI concludes this article.

II. SYSTEM ARCHITECTURE

The proposed closed-loop epilepsy management SoC is shown in Fig. 3. To optimize area-energy efficiency, the 16-channel 2C-AFE reuses the amplifier + 7-b binary SAR to re-amplify the residual voltage from the first cycle and to generate an additional 3 b at the second cycle (see Fig. 4); the resulting 10-b data are processed by the GTCA neural processor that realizes the real-time concurrent vector-based seizure detection and raw EEG recording for long-term ambulatory treatment. The GTCA neural processor adopts the timechannel averaging feature extraction (TCA-FE) to mitigate the signal instability from gain mismatch and motion/emotion artifact, thus achieving high vector-based seizure detection accuracy. With the classification result, a bi-phasic current stimulator (2 μ -930 μ A) with full programmability is proposed to provide prompt and accurate patient-specific seizure suppression.

Various state-of-the-art epilepsy management systems are proposed to realize accurate seizure detection and suppression. The NURIP processor [9] reduces noise and feature dimension with an autoencoder, achieving 97.7% event-based seizure detection sensitivity on the EU-iEEG database, but with a



Fig. 4. 2C-AFE architecture and its operation principle.

high digital back-end (DBE) energy of 168.8 μ J/class. A twolevel classification [10] realizes 97.8% vector-based sensitivity on the CHB-MIT database [11], but it is challenging for the threshold-based coarse classifier to detect inconspicuous seizure patterns where the spectral energy decreases during seizure onset. An energy-efficient decision tree classifier [12] consumes only 41.2 nJ/class with a relatively low vector-based sensitivity of 83.7% on the IEEG.ORG database. A convolutional neural network (CNN) classifier with hardware-efficient implementation works well [13], but the huge training data requirement makes it difficult to apply to clinical cases with only limited training sets. An online training function [14], [15] performs optimization algorithms in real time to improve the seizure detection accuracy for long-term usage, but the optimization algorithm takes time to show the effects and yields a high system power of 2.9 mW in [14]. Current epilepsy tracking systems are facing several pain points while being used in practical cases, which are addressed in the proposed work. First, transient and localized noise-induced false-positive/false-negative (FP/FN) classification results are reduced by TCA-FE, which averages the feature in both temporal and spatial domains. Second, for long-term epilepsy management, real-time concurrent seizure detection and raw EEG recording can store new seizure patterns for retraining of the classifier. Furthermore, the online tuning function can tune the decision boundary with only several new support vectors added. Third, the system area-energy efficiency is optimized by the low sampling rate of 2C-AFE and the efficient implementation of the SVM classifier. Finally, the proposed programmable current stimulator provides effective stimulation with independent programmability of amplitude, frequency, duration, and waveform.

III. TWO-CYCLE ANALOG FRONT END (2C-AFE)

For a multi-channel closed-loop SoC, area efficiency is an important design consideration. Also, surface EEG of μ V-amplitude resides in the baseband range, which requires a low-noise and high-resolution sensor interface to retain the signal fidelity [16]. Compared to the conventional amplifier cascaded by an ADC structure, the proposed 2C-AFE stands out in area–energy efficiency and accuracy with the two-cycle operation.



Fig. 5. Unit capacitance size versus ADC resolution of a two-cycle SAR (blue) and a conventional SAR (red), assuming that the overall CAPDAC area remains constant.

A. Residual Voltage Feedback-Based 2C-AFE

Among the Nyquist-rate ADCs, a binary SAR ADC has been extensively chosen for energy efficiency. Exponentially increasing with the resolution, the large capacitive digitalto-analog converter (CAPDAC) sets stringent constraints for the amplifier drivability and multi-channel scalability in a wearable form factor. The switching energy and *RC* settling time also scale up proportionally. Furthermore, the higher resolution requires a faster comparator when responding to smaller input voltages. Insufficient power or device mismatch could limit the comparator speed and affect the output polarity.

The traditional *N*-bit SAR ADC requires (N - 1) rounds of CAPDAC switching (excluding the most significant bit (MSB), which is compared directly without switching) to obtain the *N*-bit digitized result. The final switching state is determined by the most significant (N - 1) bits regardless of the least significant bit (LSB). If based on LSB, one more switching is applied to the unit capacitor switch, the voltage at the comparator differential inputs is exactly the residual voltage V_{RES} , which is the difference between the input voltage and the quantization level of the *N*-bit result [17].

The switching procedure of conventional SAR has been illustrated in [18]. If the unit capacitor switch state is adjusted according to LSB, then the residual voltage V_{RES} is always a positive value, providing that the comparator has generated correct digital bits. With V_{RES} between the comparator inputs, multiple rounds of amplification and digitization can be done using the same AFE through a feedback loop. Compared to the conventional SAR, the cyclic operation effectively saves the CAPDAC area and energy while boosting the resolution. The comparator requirement is also relaxed by the larger LSB (due to fewer bits per cycle) and re-amplification of the residual voltage. Nevertheless, the final effective number of bits (ENOB) is still dependent on the V_{RES} stability and gain accuracy.

B. Unit Capacitor Size Analysis

When choosing the size of CAPDAC, the minimum allowed unit capacitor is constrained by both matching and kT/C noise. For an *N*-bit SAR with a full-scale voltage of V_{FS} , the thermal noise bounded minimum total capacitance ($C_{tot,min}$) can be calculated as in (1). Hence, within the same *total CAPDAC area constraint*, the minimum allowed unit capacitance for the cases of conventional SAR ($C_{u,min}$) and 2C-AFE ($C_{u_2C,min}$) (with half the conventional CAPDAC size) is obtained as in (2) and (3), where (3) includes a ceiling function when *N* is an odd number. Fig. 5 plots the thermal noise bounded $C_{u,min}$ and $C_{u_2C,min}$ for a resolution of 8–12 bits, assuming the same overall CAPDAC area. Due to routing and device parasitics, current technology nodes can hardly guarantee the matching of sub-fF capacitance [19], [20]. For binary SAR, the unit capacitance is less than 0.5 fF, and thus, the total CAPDAC size has to be scaled up to meet the >fF matching requirement (above the gray area). In contrast, the 2C-AFE of resolution >9 b can satisfy the unit capacitor matching requirement.

$$\frac{kT}{C_{\text{tot}}} \le \frac{\left(V_{\text{FS}}/2^{N}\right)^{2}}{12} \quad \text{or} \quad C_{\text{tot,min}} = \frac{12kT}{\left(V_{\text{FS}}/2^{N}\right)^{2}} \quad (1)$$

$$C_{u,\min} = \frac{C_{\text{tot,min}}}{2^N} \tag{2}$$

$$C_{u_2C,\min} = \frac{C_{\text{tot,min}}}{2^{\text{ceil}(N/2)}}$$
(3)

C. Gain and Switching Energy Analysis

Suppose that the CAPDAC is composed of *N*-bit capacitors, and the ADC operates in *M* cycles for each sample. The signal flow of the cyclic AFE in the first two cycles can be summarized in Fig. 6(a). During Cycle 1 (*C*1), the input voltage is amplified to $\pm V_{\text{REF}}$ range and digitized into the most significant *N*-bit. The residual voltage V_{RES} is positive and in the range of $V_{\text{REF}}/2^{N-1}$, which is fed back to the amplifier input. When Cycle 2 (*C*2) initiates, V_{RES} is re-amplified to $0-V_{\text{ref}}$ range so that the ADC could utilize its full resolution to convert the next (*N* - 1) bits (*C*2 sign bit omitted). Similarly, the next cycle would amplify V_{RES} from *C*2 and convert another (*N* - 1) lower bits, and the cycle continues. Thus, to maintain the linearity, the amplifier gain for *C*1 can be flexible depending on the input signal strength, while for the remaining (*M* - 1) cycles, the gain should be exactly 2^{N-1} .

For an *N*-bit binary SAR ADC, assume that the output code is equally distributed at all the quantization levels, and the average switching energy for a conventional SAR $(E_{avg,conv})$ [18] is

$$E_{\rm avg,conv} = \sum_{i=1}^{N} 2^{N+1-2i} (2^i - 1) C V_{\rm REF}^2.$$
(4)

For an *M*-cycle ADC conversion with *N*-bit CAPDAC, the total average switching energy ($E_{avg,cyclic}$) is

$$E_{\rm avg,cyclic} = M \times \sum_{i=1}^{N} 2^{N+1-2i} (2^{i} - 1) C V_{\rm REF}^{2}.$$
 (5)

The overall resolution for the *M*-cycle *N*-bit DAC is $N + (M - 1) \times (N - 1)$. The additional $(M - 1) \times (N - 1)$ bits entail additional switching energy ($E_{\text{add,cyclic}}$) of

$$E_{\text{add,cyclic}} = (M - 1) \times E_{\text{avg,conv}}.$$
 (6)

In contrast, for the case of conventional binary SAR, the additional switching energy $(E_{add,conv})$ is

$$E_{\rm add,conv} = 2^{(M-1)\times(N-1)} \times E_{\rm avg,conv}.$$
 (7)



Fig. 6. (a) 2C-AFE signal flow. (b) 2C-AFE energy and area saving.



Fig. 7. Proposed 2C-AFE structure.

Compared to the *exponential scaling* of switching energy for conventional SAR, the *linear increase* for *M*-cycle SAR energy shows the greater energy saving. Theoretically, with more cycles of operation, the resolution and energy efficiency can be improved significantly. However, since the residual voltage has no active source, with each feedback round, there will be certain accuracy loss due to gain and residual inaccuracy; hence, it is infeasible to repeat too many cycles. The dynamic range of surface EEG is around 60 dB (signal ranges from a few μV to below mV level), and thus, 10-b resolution is sufficient. The cycle number M and CAPDAC size N chosen in this work are M = 2 and N = 7 (extra 3 b for gain and residual inaccuracy tolerance), respectively. The target is to design a 2C-AFE that realizes a 10-b resolution with 7-b capacitor bank. Assuming the same unit capacitor size (4 fF in this design), the total CAPDAC area and the switching energy of the proposed 2C-AFE are saved by $8 \times$ and 4×, respectively, compared to a 10-b binary SAR [see Fig. 6(b)].

D. 2C-AFE Implementation

The proposed 2C-AFE structure comprises a 30-dB chopper-stabilized capacitive-coupled instrumentation amplifier (CS-CCIA) followed by a 6–24-dB programmable gain amplifier (PGA), 7-b CAPDAC, comparator, two-cycle SAR logic, buffer, and analog mux (see Fig. 7).

The amplifier gain of C2 for V_{RES} should be close to 2^{N-1} (which is 64× or 36 dB for 7-b DAC) to maintain the ADC linearity. Hence, special attention has been paid to the OTA structure, trimming capacitor bank as well as TCA-FE to form a three-layer safety net to guarantee gain accuracy: L1) high open-loop gain of 73 dB of the telescopic OTA (see Fig. 8) ensures a precise closed-loop gain and the current-reuse inverter-based core amplifier is chosen to optimize the noise–current tradeoff [21]; L2) the fabricated chip might have



Fig. 8. Proposed two-stage amplifier and core OTA structure.

a small gain deviation from the simulation due to process variation and, hence, a small-cap bank has been adopted to the input capacitor of the CCIA to fine-tune the C2 gain to be exactly 36 dB (see Fig. 8); and L3) the TCA-FE adopts averaging algorithm among the active channels to alleviate the effect of multi-channel gain mismatch on the spatial information.

Since the largest surface EEG signal amplitude is a few hundred μ V, for a typical structure of amplifier + ADC with 60-dB gain, the output range of amplifier is about 1 V_{pp} . However, the amplifier gain and output range for 2C-AFE can be less with the second cycle amplification. In this design, the maximum two-stage gain is 54 dB, corresponding to a 500-mV_{pp} differential output range. Hence, the maximum level at each amplifier output end is only 550 mVdc \pm 125 mVac, sparing sufficient headroom for the stacking transistors and ensuring the amplifier linearity.

The 7-b CAPDAC is designed with customized MOMCAP using high-layer metals *M*6 and *M*7 to minimize GND coupling. The interdigitated structure achieves high area efficiency and good matching [20]. With the two-cycle amplification of 2C-AFE, the comparator noise and speed constraints for each cycle are much relaxed. To minimize dynamic power consumption, the comparator is clock gated to operate only in 14 cycles out of the 64 clock cycles for each sample, saving about 78% power compared to the always-ON case.

Since the residual voltage V_{RES} is held by the charge stored in the CAPDAC without any active source, a buffer is necessary on the feedback path to maintain the voltage by isolating the amplifier input capacitor. The controlling switches on the residual feedback path use thick-oxide transistors to minimize the leakage. As the common-mode voltage of the residual is always near $V_{DD}/2$, whenever the residual feedback path is OFF, the buffer input will be connected to a fixed voltage of $V_{DD}/2$ through the mux, which prevents the floatinggate-induced leakage. The power overhead of the buffer is 40 nW (included in the amplifier power), which is less than the saved CAPDAC switching energy of 112 nW. Also, the saved CAPDAC area is more than $10 \times$ of the added feedback buffer area of 1496 μ m². Furthermore, the Monte Carlo simulation (see Fig. 9) has been conducted to verify that the input offsets from both buffer and comparator are less than ± 0.5 LSB of 7-bit SAR, and hence, the residual voltage can be sustained during the feedback.

E. 2C-AFE Control Logic With Two-Step Calibration

As shown in Fig. 10, the SAR logic is realized by a finitestate machine (FSM) with nine states to control the 2C-AFE



Fig. 9. Monte Carlo simulation of buffer and comparator offsets.



Fig. 10. 2C-AFE control logic and two-step calibration.

operation. For each sample, 64 fundamental clock periods (32 kHz) are assigned to finish the two-cycle conversion. The states in red color are C1, blue are C2, and black are reused in C1 and C2. To compensate for the possible comparator error when its differential inputs are very close, calibration is critical since the wrong residual level could affect all bits in C2. Hence, a two-step calibration is designed for the 2C-AFE.

Assuming that the C1 LSB is supposed to be "1," but the comparator decision is "0," then V_{RES} would exceed the largest possible input for C2 ($V_{\text{REF}}/2^{N-1}$) and cause saturation in C2. Such errors could occur at the LSB as well as any higher bit of C1, which would waste the whole C2 operation. To compensate for this error, at the end of C1, a "1" is intentionally added to the C1 result whenever the "saturation pattern" (see Fig. 10) has been detected (Cal #1). Hence, the final switching state of C1 is modified accordingly and the resultant residual voltage no longer saturates C2. In case the "saturation pattern" is the actual input voltage, then Cal #1 is redundant, where Cal #2 would detect and correct the final output automatically.

Since the theoretical V_{RES} should always be positive, it can be used as an error flag. The wrong polarity of V_{RES} could be due to the wrong comparator decision in *C*1 or redundant Cal #1 operation. Even though the *C*2 MSB is wrong (which is omitted in the final 13-b output), the remaining 6 bits obtained in *C*2 are unaffected due to the 2's complement format of differential ADC. Thus, whenever the sign bit of *C*2 is "0" (error flag), Cal #2 is carried out by simply subtracting "1" from the first 7 bits obtained in *C*1, and the over-subtracted portion can be compensated without changing *C*2 results. With the proposed two-step calibration to reduce the comparator quantization error rate, the overall SNDR can be improved by 6 dB compared to the raw data.



Fig. 11. Circuit implementation of spectral energy calculator.

IV. GTCA NEURAL PROCESSOR

The structure of the proposed GTCA neural processor with an online tuning function is shown in Fig. 3. After pre-processing, the TCA-FE extracts the time-averaging (TA) and channel-averaging (CA) features, which are processed by the GTCA-SVM classifier to decide whether the signal is a seizure. In the classifier, a second-order polynomial guiding kernel layer is incorporated to improve the vector-based detection accuracy and realize online tuning. With the proposed TCA-FE and GTCA-SVM classifier, the false-positive rate (FPR) and false-negative rate (FNR) are dramatically reduced by 65% and 26%, respectively. Due to initial one-shot learning and follow-up online tuning, even with limited training datasets (as we frequently face patients in the clinic), the vector-based sensitivity can be further boosted. Also, the proposed patient-specific programmable current stimulator module can provide arbitrary waveforms to suppress seizures.

A. EEG Pre-Processing

The EEG pre-processing module first decimates the raw EEG signal and then extracts spectral energy for 16 channels of seven different sub-bands from 0 to 28 Hz as in [6] and [22]–[24]. Two decimation filters are implemented with the size of 24-tap (128 Hz for seizure tracking) and 18-tap (256 Hz for seizure onset EEG recording), enabling real-time concurrent seizure detection and raw EEG recording, which facilitates long-term ambulatory treatment. The 18-tap decimation filter is clock and data gated such that it is activated only when a seizure is confirmed by the GTCA-SVM classifier.

The spectral energy calculator converts the bandpass filtered EEG sample to its absolute value and accumulates samples to form the non-overlapping 2-s window spectral feature. However, the latency of the system will be 2 s, which is not ideal for real-time seizure detection and suppression. Hence, the ping-pong strategy is applied to buffer 1 s of accumulated spectral energy and output overlapped 2-s spectral energy, as shown in Fig. 11. Together with the proposed zig–zag data buffer, the overall circuit latency is reduced from 2 to 1 s.

B. Time-Channel Averaging Feature Extraction

The surface EEG electrodes suffer from multiple noise sources—extrinsically (e.g., loose contact of the surface electrode and sudden rapid body movement of patients) and intrinsically (e.g., dramatic emotional change of patient) [25]–[29]. Transient and localized noise is introduced in the surface EEG



Fig. 12. Architecture of TCA-FE module.

signal, which could lead to a high FPR and FNR. The proposed TCA-FE module performs averaging in both time and spatial domains to reduce noise-induced FPs/FNs and achieves 49% and 75% reduction, respectively, compared with [6] while consuming 1.9% of DBE power.

The TA and CA are performed on the pre-TCA feature that has a size of 3 (# of non-overlapping 2-s window) × 16 (# of channels) × 7 (# of the sub-band). The architecture of the TCA-FE module is shown in Fig. 12. The proposed zig-zag data buffer is designed to reduce the circuit latency from 2 to 1 s. It has four register banks—two forming zig pairs and the other two forming zag pairs. Each register bank has a size of 112 × 18 bit, which stores 2-s spectral energy. While performing TA and CA, the zig/zag pair is selected and combined with the next 2 s to form the pre-TCA feature. After performing TA and CA, the zig-zag data buffer accepts the next 2-s spectral energy to update one of the four register banks in a zig-zag fashion ($\Phi_1-\Phi_4$) (see Fig. 12).

Time multiplexing and resource sharing are considered in the TCA-FE module to reduce area overhead. At each step, the spectral energy of three non-overlapping 2-s windows of one channel and one sub-band is selected to perform TA resulting 16×7 times of calculation, whereas in CA, the spectral energy of 16 channels of one non-overlapping 2-s window and one sub-band is selected to perform 3×7 times of calculation. To match the TA and CA process, different clocks are applied—CLK_TA is $4 \times$ faster than CLK_CA. The TA requires dividing the spectral energy summation result by 3, which needs a divider. Based on the MATLAB simulation, removing the divider in TA only has a <0.5% accuracy degradation. Thus, the divider is removed in TA to achieve higher area-energy efficiency. The CA involves the dividing of spectral energy of 16 channels (or 8/4/2 based on the active channel numbers), which is easy to implement using a right shifter that has barely any area overhead. Furthermore, both TA and CA modules are clock gated to obtain better energy efficiency.

Seven seizure events from the CHB-MIT database that contain transient and localized noise are used for the noise analysis. The TA/CA (after averaging) and pre-TCA (before averaging) features with seizure and non-seizure clusters are extracted. With the presence of transient and localized noise, the distance between seizure and non-seizure cluster centroids

TABLE I Feature Analysis of TCA-FE

Feature	Dimension	Cluster centroid distance	Normalized cluster centroid distance		
pre-TCA	336	133056	396		
TA	112	230496	2058		
CA	21	183309	8729		

would be reduced, representing worse feature separability. The normalized cluster centroid distance (by dimension) is used to make a fair comparison. The resulting TA, CA, and pre-TCA normalized cluster centroid distances are 2058, 8729, and 396, respectively (see Table I). Hence, the feature separability improves after averaging, even in the presence of transient and localized noise.

C. GTCA-SVM Classifier With Online Tuning Function

Wang *et al.* [10] proposed a coarse-to-fine dual-classifier structure to cope with the power–performance tradeoff. Even though the fine classifier is only activated for 15% of the runtime, it still consumes 14.2 μ J/class with DBE only. In [6], the D²A-SVM has one classifier trained for high sensitivity (C_{SEN}) and the other one trained for high specificity (C_{SPE}). However, the digital hysteresis could perform badly by simply adopting previous decisions when C_{SEN} and C_{SPE} disagree at the seizure onset/offset edges, resulting in the high FNR and FPR of 4.3% and 2.0%, respectively.

The proposed GTCA-SVM classifier structure resolves the above problems by introducing nonlinear classification ability to the linear dual-classifier structure to realize high seizure detection accuracy and low energy consumption. The classifier can be programmed with four operation modes: 1) and 2) TA (CA) mode that only activates TA (CA) feature extractor and classifier; 3) TCA mode that activates TA and CA feature extractors and classifiers with digital hysteresis [6] to make the final decision; and 4) GTCA mode that involves all classifiers, and the guiding kernel layer will make the final decision when TA and CA classifiers have different outputs.

To boost the performance of the SVM classifiers, normalization is applied during offline training as in the following equation:

$$x_n = \frac{x_i - \mu}{\beta \cdot \sigma} \cdot \text{Scale} = (x_i - \mu) \cdot P_{\text{BSS}}$$
 (8)

where x_i denotes the input feature, μ denotes the mean of support vectors, σ denotes the standard deviation of support vectors, and β and Scale are the scaling factors introduced in offline training. The two parameters β and σ are combined with Scale as P_{BSS} to simplify the calculation to one fixed-point addition and one floating-point multiplication.

Although the guiding kernel layer activation rate is <5%, it is necessary to be designed in an area–energy efficient way. Hence, the second-order polynomial kernel is serialized, and computation resources are shared. The square and summation operation reuses the floating-point multiplier and adder, resulting in only two floating-point multipliers and two floating-point adders (see Fig. 13). Based on the MATLAB



Fig. 13. Architecture of guiding kernel layer and flowchart of online tuning.

simulation, the maximum and average numbers of support vectors used across 24 cases in the CHB-MIT database are 148 and 63 (16-Ch mode), respectively. With the GTCA mode, 70 kB out of the 134-kB EEG recording SRAM can be programmed to store 256 support vectors under 16-Ch mode (512/1024/2048 under 8/4/2-Ch mode). The choice of 256 support vectors (>1.7× of the maximum requirement) leaves enough room for extreme cases and online tuning. The guiding kernel layer operates at 1 MHz for low-power purposes, which also guarantees the decision to be made within 31.25 ms under the maximum number of channels and support vector.

When facing limited training datasets in practical cases, the TCA-FE can extract distinct features such that the classifier could achieve a good event-based performance at initial training. In the later stage, once the FP/FN classification result is observed, by activating the online tuning function once, one FP/FN TA feature can be added as a support vector to the SRAM to tune the decision boundary with immediate effect. The newly added support vector also needs to be normalized using the same parameter sets. Therefore, the normalization module is shared between the guiding kernel layer and the support vector generation (see Fig. 13).

D. Patient-Specific Programmable Stimulator

State-of-the-art closed-loop epilepsy management systems [6], [9], [30], [31] often offer a limited choice of testable waveforms—changing one parameter (e.g., stimulation frequency) automatically changes another (e.g., current pulsewidth) resulting in less effective stimulation [8], [32]. To address these problems, we demonstrate the LUT-based patient-specific programmable current stimulator.

The stimulator structure is shown in Fig. 14. The stimulator consists of a digital control unit operating at 2 MHz and a current DAC. The digital control unit has an FSM parameter block, a switch LUT that stores the arbitrary waveform configuration (C_0 – C_8), and an FSM that controls different stimulation phases. The switch LUT configurations are shared in the anodic and cathodic phases to save area and guarantee a balanced charge delivered to the human body.

The digital control unit is designed with individual programmability of the parameters, which enables the patient-specific waveform generation. The parameter M controls how many clock cycles each current value



Fig. 14. Proposed patient-specific programmable current stimulator.



Fig. 15. Chip microphotograph.



Fig. 16. (a) SoC area breakdown. (b) SoC power breakdown.

lasts, resulting in the programmable stimulation duration of $T_1 = 128 \times T_3 = 128 \times M \times 50 \ \mu$ s. The pre-uploaded parameter *n* controls the number of stimulation pulses to be generated. Finally, the stimulation frequency can be programmed via controlling the clock cycles between each stimulation pulse. The proposed current stimulator realizes arbitrary waveform generation with independent control of different parameters to improve stimulation efficiency.

V. MEASUREMENT RESULTS

The proposed 16-Ch epilepsy management SoC fabricated in the 40-nm 1P8M CMOS process occupies an area of 3 mm \times 1.5 mm, where the active area per channel is 0.13 mm² (see Fig. 15). The area and the power breakdown of the SoC are shown in Fig. 16. Table II shows the comparison with state-of-the-art works.

Fig. 17(a) shows the gain performance of the proposed 2C-AFE. The two-stage gain can be programmed from 36.1 to



Fig. 17. (a) Two-stage amplifier gain range. (b) Amplifier linearity. (c) Noise spectrum. (d) Common-mode rejection ratio.

53.8 dB. The high- and low-pass corners are <0.5 and >128 Hz, respectively, which cover the entire surface EEG signal bandwidth. Fig. 17(b) shows that the amplifier linearity is maintained within the 500-mV_{pp} output range for both maximum and minimum gains. The noise spectrum of the CS-CCIA is plotted in Fig. 17(c). The input-referred noise (IRN) integrated from 0.5 to 201 Hz (($\pi/2$) times the signal bandwidth) is 851 nV_{rms}. Hence, the noise efficiency factor (NEF) is calculated to be 2.94. The common-mode rejection ratio (CMRR) of the two-stage amplifier is larger than 100 dB, as shown in Fig. 17(d).

To determine the dynamic performance of 2C-AFE, a single-tone sine wave of 5.875 Hz is directly fed into the ADC. Coherent sampling is used for SNDR measurement to avoid spectral leakage. As shown in Fig. 18(a), the output power spectrum demonstrates 60.7-dB SNDR with 4096 FFT points. Hence, the 10-b resolution 2C-AFE achieves 9.8-b ENOB. To verify the 2C-AFE performance under different input conditions, the sine-wave frequency is swept across the target bandwidth. As shown in Fig. 18(b), the SNDR for each frequency is stable around 61 dB. To obtain the dynamic range, the sine-wave amplitude is swept from $V_{\rm FS}$ down to 0.22 mV_{pp}. The measured SNDR corresponding to each input magnitude is plotted with a dynamic range of 67 dB [see Fig. 18(c)]. Fig. 18(d) summarizes the performance comparison with stateof-the-art 10-b ADC works [18], [36]-[41]. The proposed 2C-AFE achieves a Walden FoM of 81.5 fJ/conversion with the total CAPDAC size of only 1.024 pF, demonstrating a high area-energy efficiency.

The CHB-MIT database [11] is used to verify the performance of the proposed GTCA neural processor. The database contains 24 cases of >990 h of surface EEG recordings, during which there are 180 seizure events with various seizure types. The seizure file used for the classifier training of each patient is shown in Fig. 19. With the proposed TCA-FE, the classifier can be trained in *one shot* with 34.5% of the total seizure

			_									
			JSSC '20	VLSI '21	ISSCC '20	ISSCC '20	JSSC '18	JSSC '18 & '20	JETCAS '18	JSSC '15		
		THIS WORK	[14]	[15]	[35]	[10]	[33]	[9] [34]	[12]	[6]		
SoC	Process (nm)	40	40	28	65	180	180	130	65	180		
	Integration	AFE+DBE	DBE	DBE	AFE+DBE	AFE+DBE	AFE+DBE	AFE+DBE	DBE	AFE+DBE		
	Supply Voltage (V)	1.1 (A) 0.7 (D)	0.58	0.5	1.2	1.5	1.8	1.2	0.8	1.8 (A) 1 (D)		
	Energy (µJ/class.)	0.97	170.9 (DBE only)	0.0015 (DBE only)	0.036 (DBE only)	174*	64*	178.7*	0.041 (DBE only)	2.73		
	Area/ch. (mm²)	0.13	0.32 (DBE only)	0.0125 (DBE only)	0.19	0.73*	1.33*	0.24	0.03 (DBE only)	1.55*		
	Stimulator Programmability	Waveform Frequency Duration	х	x	х	х	х	Waveform	х	x		
AFE	Gain (dB)	36-54 (C1) 36 (C2)	х	x	х	14-44	50-70	х	х	52-80		
	IRN (μV _{rms})	0.851 (0.5-201 Hz)	х	x	х	1.2 (LFP) 1.8 (AP)	2.09 (0.59-117 Hz)	1.6 (0.1-500 Hz)	х	0.9 (0.5-100 Hz)		
	ADC Type	2-Cycle SAR	х	x	Noise Shaping SAR	SAR	DMSAR	Track and zoom $\Delta^2 \Sigma$	х	SAR (Bridge)		
	ENOB (bits)/ Resolution (bits)	9.8 / 10	х	x	4.9 / 6	# / 16	7.8 / 10	11.3 / #	х	# / 10		
DBE	Verification (no. patients)	CHB-MIT+ Local Hospital (24+1)	CHB-MIT+ Local Hospital (24+2)	CHB-MIT + UoM (24+3)	EU-iEEG #	CHB-MIT (23)	Custom (5)	EU-iEEG (4)	IEEG.ORG (20)	CHB-MIT (14)		
	Classifier	GTCA-SVM	NL-SVM	Logistic Regression	EDM-DF	Coarse (TH) Fine (LS-SVM)	Ridge Regression	EDM-SVM	XGB-DT	D ² A-LSVM		
	Sensitivity Vector	97.8	06.64	97.7^	96.7^	97.8^	96.0^	#	83.7	95.7		
	(%) Event	100	90.0					97.7	#	#		
	Specificity (%)	99.5	99.5^	98.2^	0.80FP/hr^	99.7^	100^	0.19FP/hr	88.1	98.0		
	Latency (s)	0.74	0.78	2.1	#	<0.3 (with 1.2s sliding window)	0.76	0	1.1	1		
	Online Tuning Method	GTCA	ADMM	SGD	х	x	х	x	х	x		
* est	* estimated # not reported ^ vector/event-based unspecified											

TABLE II COMPARISON WITH STATE-OF-THE-ART EPILEPSY MANAGEMENT SOCS



Fig. 18. 2C-AFE dynamic performance: (a) output power spectrum with single-tone input, (b) SNDR of varying frequencies, (c) SNDR of varying amplitudes, and (d) comparison with 10-b ADCs in literature.

events on average. The block-wise data arrangement [12] is adopted to prevent the classifier from foreseeing the test data during the training phase. To cope with the data imbalance issue due to the rareness of seizure events, the training data are selected with the seizure event plus a 100-300-s window applied before and after the seizure event respectively;

Classifier trained with limited data in one-shot 30 Avg. 34.5% data used # of Seizures Total Seizures 2 Train Seizures 8 12 16 20 Patient #

Fig. 19. Training seizures of each patient from the CHB-MIT database.

furthermore, $\sim 10\%$ of non-seizure files are combined with the training seizure files to form the training files. Those non-seizure files are used as validation data and the FPs are used as training data. The remaining seizure and non-seizure files form the test files.

Fig. 20 shows the GTCA neural processor performance on the CHB-MIT database. During the training phase, the best-performing operation mode is specifically selected for each patient. Except for the test seizure files, at least 2-h non-seizure recordings are used to verify the performance of each patient. Across all the 24 patients from the CHB-MIT database, the proposed GTCA neural processor obtains an average vector-based sensitivity of 97.8% and a specificity of 99.5%. As shown in Fig. 21, besides pronounced seizure patterns as in patient 9, for inconspicuous cases such as patient 6 (problematic low sensitivity and specificity in [6] and [10]), our SoC outperforms in both sensitivity and specificity. Based on the measurement results, there are only three patients with a seizure detection latency of >2 s (worst case is 3 s), and



Fig. 20. Performance of GTCA neural processor on the CHB-MIT database.



Fig. 21. Classification results: (a) inconspicuous seizure case (patient 6) and (b) pronounced seizure case (patient 9).



Fig. 22. Online tuning performance of the local hospital patient with an inconspicuous seizure pattern.

17 out of 24 patients have a latency of <1 s. In summary, the average seizure detection latency of 0.74 s is achieved across all 24 patients.

The online tuning function is verified on a recruited patient from a local hospital. There are seven seizure events captured during the 4 h of EEG recording, which lasts from several to tens of seconds. To demonstrate one-shot learning with a follow-up online tuning performance, the first seizure event is used to train the classifier, resulting in an event-based sensitivity of 83.3%, a vector-based sensitivity of 39.5%, and a specificity of 98.9%. Then, online tuning is applied and new support vectors are added using the FNs/FPs of the follow-up test seizure events (three FNs and one FPs) to tune the decision boundary. Fig. 22 shows the classifier performance on two of the test seizure events before and after online tuning. On the six test seizure events, the classifier achieves a 1.8× vector-based sensitivity boost to 71.9% (100% eventbased sensitivity) with an acceptable specificity degradation of 2.5% P. The initial one-shot learning and follow-up online tuning has also been carried out on the two worst performing patients (vector-based sensitivity <90%) in the CHB-MIT database to demonstrate the effectiveness on longer EEG data



Fig. 23. Programmable stimulation measurement.

(>20 h). The initial one-shot learning is applied using the first 1 (2) out of 5 (8) seizure events of patient 8 (20), with a vector-based sensitivity of 70.5% (67.8%) and a specificity of 98.8% (98.8%). After adding 12 (5) support vectors with online tuning, the vector-based sensitivity achieves 81.7% (76.6%) with a specificity of 98.3% (98.2%) for patient 8 (20).

Fig. 23 shows the measured sine- and MW-wave stimulation. The sine wave is programmed to stimulate at 50 Hz and the MW-wave at 100 Hz. The stimulation amplitude of the sine wave is $2 \times$ and the stimulation duration of the sine wave is 1/8 of the MW-wave. Based on the measured results, it shows that the proposed stimulator can realize independent parameter programmability to maximize the stimulation efficiency.

VI. CONCLUSION

The proposed closed-loop epilepsy management SoC provides patient-specific seizure detection and fully programmable stimulation treatment with only $0.97-\mu$ J/class energy consumption. The proposed one-shot learning with online tuning solves the long-term challenges, including limited training data and seizure pattern variation with aging and among patients. The 2C-AFE obtains 9.8-b ENOB with 1/8 CAPDAC area and 1/4 switching energy compared to conventional 10-b SAR with an identical unit capacitor. With TCA-FE to average out the localized and transient noise, the GTCA neural processor achieves the vector-based sensitivity, the specificity, and the latency of 97.8%, 99.5%, and <1 s, respectively. Validated with the EEG recording from a local hospital patient, the online tuning function successfully boosts the vector-based sensitivity by $1.8 \times$ after one-shot learning.

REFERENCES

- [1] World Health Organization. (Jun. 20, 2019). *Epilepsy*. [Online]. Available: https://www.who.int/news-room/fact-sheets/detail/epilepsy
- [2] F. Tyner, J. Knott, and W. Mayer, *Fundamentals of EEG Technology*. Philadelphia, PA, USA: Lippincott Williams and Wilkins, 1983, pp. 9–14.
- [3] Stanfordhealthcare. (2021). Treatments. [Online]. Available: https:// stanfordhealthcare.org/medical-conditions/brain-and-nerves/epilepsy/ treatments.html
- [4] N. V. Thakor and S. Tong, "Advances in quantitative electroencephalogram analysis methods," *Annu. Rev. Biomed. Eng.*, vol. 6, no. 1, pp. 453–495, Aug. 2004.
- [5] L. Ayoubian, H. Lacoma, and J. Gotman, "Automatic seizure detection in SEEG using high frequency activities in wavelet domain," *Med. Eng. Phys.*, vol. 35, no. 3, pp. 319–328, 2013.
- [6] M. A. B. Altaf, C. Zhang, and J. Yoo, "A 16-channel patient-specific seizure onset and termination detection SoC with impedance-adaptive transcranial electrical stimulator," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, pp. 2728–2740, Nov. 2015.

- [7] M. Zhang *et al.*, "A one-shot learning, online-tuning, closed-loop epilepsy management SoC with 0.97μJ/classification and 97.8% vector-based sensitivity," in *Proc. Symp. VLSI Circuits*, Jun. 2021, pp. 1–2.
- [8] S. Sunderam, B. Gluckman, D. Reato, and M. Bikson, "Toward rational design of electrical stimulation strategies for epilepsy control," *Epilepsy Behav.*, vol. 17, no. 1, pp. 6–22, Jan. 2010.
- [9] G. O'Leary, D. M. Groppe, T. A. Valiante, N. Verma, and R. Genov, "NURIP: Neural interface processor for brain-state classification and programmable-waveform neurostimulation," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3150–3162, Nov. 2018.
- [10] Y. Wang, Q. Sun, H. Luo, X. Chen, X. Wang, and H. Zhang, "26.3 A closed-loop neuromodulation chipset with 2-level classification achieving 1.5 Vpp CM interference tolerance, 35 dB stimulation artifact rejection in 0.5 ms and 97.8% sensitivity seizure detection," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2020, pp. 406–408.
- [11] A. L. Goldberger *et al.*, "PhysioBank, PhysioToolkit, and PhysioNet: Components of a new research resource for complex physiologic signals," *Circulation*, vol. 101, no. 23, pp. 215–220, 2000.
- [12] M. Shoaran, B. A. Haghi, M. Taghavi, M. Farivar, and A. Emami-Neyestanak, "Energy-efficient classification for resourceconstrained biomedical applications," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 8, no. 4, pp. 693–707, Dec. 2018.
- [13] S.-Y. Lee, Y.-W. Hung, Y.-T. Chang, C.-C. Lin, and G.-S. Shieh, "RISC-V CNN coprocessor for real-time epilepsy detection in wearable application," *IEEE Trans. Biomed. Circuits Syst.*, vol. 15, no. 4, pp. 679–691, Aug. 2021.
- [14] S.-A. Huang, K.-C. Chang, H.-H. Liou, and C.-H. Yang, "A 1.9-mW SVM processor with on-chip active learning for epileptic seizure control," *IEEE J. Solid-State Circuits*, vol. 55, no. 2, pp. 452–464, Feb. 2020.
- [15] A. Chua, M. I. Jordan, and R. Müller, "A 1.5 nJ/cls unsupervised online learning classifier for seizure detection," in *Proc. Symp. VLSI Circuits*, Jun. 2021, pp. 1–2.
- [16] J. H. Park et al., "A 15-channel orthogonal code chopping instrumentation amplifier for area-efficient, low-mismatch bio-signal acquisition," *IEEE J. Solid-State Circuits*, vol. 55, no. 10, pp. 2771–2780, Oct. 2020.
- [17] J. A. Fredenburg and M. P. Flynn, "A 90-MS/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2898–2904, Dec. 2012.
- [18] C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731–740, Apr. 2010.
- [19] H. Aoyama et al., International Roadmap for Devices and Systems 2020 Edition. Piscataway, NJ, USA: IEEE Piscataway, 2020. [Online]. Available: https://irds.ieee.org/editions/2020
- [20] P. J. A. Harpe *et al.*, "A 26 μW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1585–1595, Jul. 2011.
- [21] L. Zhang, T. Tang, J. H. Park, and J. Yoo, "A 0.012 mm², 1.5 GΩ Z_{IN} intrinsic feedback capacitor instrumentation amplifier for bio-potential recording and respiratory monitoring," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Nov. 2019, pp. 301–304.
- [22] M. A. B. Altaf, J. Tillak, Y. Kifle, and J. Yoo, "A 1.83 µJ/classification nonlinear support-vector-machine-based patient-specific seizure classification SoC," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 100–101.
- [23] M. A. Bin Altaf, C. Zhang, and J. Yoo, "21.8 A 16-ch patient-specific seizure onset and termination detection SoC with machine-learning and voltage-mode transcranial stimulation," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2015, pp. 394–396.
- [24] M. A. Bin Altaf and J. Yoo, "A 1.83 μJ/classification, 8-channel, patientspecific epileptic seizure classification SoC using a non-linear support vector machine," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 1, pp. 49–60, Feb. 2016.
- [25] X. Jiang, G.-B. Bian, and Z. Tian, "Removal of artifacts from EEG signals: A review," *Sensors*, vol. 19, no. 5, p. 987, 2019.
- [26] J. S. Kumar and P. Bhuvaneswari, "Analysis of electroencephalography (EEG) signals and its categorization—A study," *Proc. Eng.*, vol. 38, pp. 2525–2536, Jan. 2012.
- [27] K. Whittingstall, G. Stroink, L. Gates, J. Connolly, and A. Finley, "Effects of dipole position, orientation and noise on the accuracy of EEG source localization," *Biomed. Eng. OnLine*, vol. 2, no. 1, pp. 1–5, Jun. 2003.

- [28] R. Romo-Vazquez, R. Ranta, V. Louis-Dorr, and D. Maquin, "EEG ocular artefacts and noise removal," in *Proc. 29th Annu. Int. Conf. IEEE Eng. Med. Biol. Soc.*, Aug. 2007, pp. 5445–5448.
- [29] T. Tang et al., "An active concentric electrode for concurrent EEG recording and body-coupled communication (BCC) data transmission," *IEEE Trans. Biomed. Circuits Syst.*, vol. 14, no. 6, pp. 1253–1262, Dec. 2020.
- [30] K. Abdelhalim, H. M. Jafari, L. Kokarovtseva, J. L. P. Velazquez, and R. Genov, "64-channel UWB wireless neural vector analyzer SOC with a closed-loop phase synchrony-triggered neurostimulator," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2494–2510, Oct. 2013.
- [31] W.-M. Chen *et al.*, "A fully integrated 8-channel closed-loop neuralprosthetic CMOS SoC for real-time epileptic seizure control," *IEEE J. Solid-State Circuits*, vol. 49, no. 1, pp. 232–247, Jan. 2014.
- [32] M. Sahin and Y. Tie, "Non-rectangular waveforms for neural stimulation with practical electrodes," *J. Neural Eng.*, vol. 4, no. 3, pp. 227–233, May 2007.
- [33] C.-H. Cheng *et al.*, "A fully integrated 16-channel closed-loop neural-prosthetic CMOS SoC with wireless power and bidirectional data telemetry for real-time efficient human epileptic seizure control," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3314–3326, Nov. 2018.
- [34] M. Reza Pazhouhandeh, M. Chang, T. A. Valiante, and R. Genov, "Track-and-zoom neural analog-to-digital converter with blind stimulation artifact rejection," *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1984–1997, Jul. 2020.
- [35] G. O'Leary et al., "26.2 A neuromorphic multiplier-less bitserial weight-memory-optimized 1024-tree brain-state classifier and neuromodulation SoC with an 8-channel noise-shaping SAR ADC array," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2020, pp. 402–404.
- [36] Y. Zhu *et al.*, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010.
- [37] H. S. Bindra, A.-J. Annema, G. Wienk, B. Nauta, and S. M. Louwsma, "A 4 MS/s 10 b SAR ADC with integrated Class-A buffers in 65 nm CMOS with near rail-to-rail input using a single 1.2 V supply," in *Proc. IEEE Custom Integr. Circ. Conf. (CICC)*, Apr. 2019, pp. 1–4.
- [38] S. Lee, A. P. Chandrakasan, and H. S. Lee, "A 1 GS/s 10 b 18.9 mW time-interleaved SAR ADC with background timing skew calibration," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2846–2856, Dec. 2014.
- [39] S.-S. Wong, U.-F. Chio, Y. Zhu, S.-W. Sin, S.-P. U, and R. P. Martins, "A 2.3 mW 10-bit 170 MS/s two-step binary-search assisted timeinterleaved SAR ADC," *IEEE J. Solid-State Circuits*, vol. 48, no. 8, pp. 1783–1794, Aug. 2013.
- [40] M. Brandolini et al., "A 5 GS/s 150 mW 10 b SHA-less pipelined/SAR hybrid ADC for direct-sampling systems in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2922–2934, Dec. 2015.
- [41] Y.-D. Jeon, J.-W. Nam, K.-D. Kim, T. M. Roh, and J.-K. Kwon, "A dual-channel pipelined ADC with sub-ADC based on Flash–SAR architecture," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 11, pp. 741–745, Nov. 2012.



Miaolin Zhang (Student Member, IEEE) received the B.Eng. degree in electronic engineering from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2017, the distinguished graduate Diploma degree from the University of Strathclyde, Glasgow, U.K., in 2017, and the Ph.D. degree from the National University of Singapore, Singapore, in 2021.

He is currently working with Huawei Technologies Company Ltd. His research interests include machine learning algorithm developing for resource-

constrained hardware, energy-efficient system-on-chip (SoC) design, and ASICs for high-performance Ethernet switch.



Lian Zhang (Student Member, IEEE) received the B.E. degree in electrical and electronic engineering from Nanyang Technological University, Singapore, in 2016, and the Ph.D. degree in electrical and computer engineering from the National University of Singapore, Singapore, in 2021.

She is currently a Research Fellow with the Department of Electrical and Computer Engineering, National University of Singapore. Her research interests include low-power and low-noise analog instrumentation, area- and energy-efficient data

conversion, and mixed-signal system-on-chip (SoC) design for healthcare applications.



Jerald Yoo (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2002, 2007, and 2010, respectively.

From 2010 to 2016, he was with the Department of Electrical Engineering and Computer Science, Masdar Institute, Abu Dhabi, United Arab Emirates, where he was an Associate Professor. From 2010 to 2011, he was with the Microsys-

tems Technology Laboratories (MTL), Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, as a Visiting Scholar. Since 2017, he has been with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore, where he is currently an Associate Professor. He has pioneered research on low-energy body area networks (BANs) for communication/powering and wearable body sensor networks using the planar-fashionable circuit board for a continuous health monitoring system. He has authored book chapters in Bio-Medical CMOS ICs (Springer, 2010), Enabling the Internet of Things-From Circuits to Networks (Springer, 2017), The IoT Physical Layer: Design and Implementation (Springer, 2019), and Handbook of Biochips (Biphasic Current Stimulator for Retinal Prosthesis, Springer, 2021). His current research interests include low-energy circuit technology for wearable bio-signal sensors, flexible circuit board platform, BAN communication and powering, ASIC for piezoelectric micromachined ultrasonic transducers (pMUTs), and system-on-chip (SoC) design to system realization for wearable healthcare applications.

Dr. Yoo has served as the IEEE Solid-State Circuits Society (SSCS) Distinguished Lecturer from 2017 to 2018 and the IEEE Circuits and Systems Society (CASS) Distinguished Lecturer from 2019 to 2020. He was a recipient or a co-recipient of several awards: the IEEE International Solid-State Circuits Conference (ISSCC) 2020 Demonstration Session Award (Certificate of Recognition), the IEEE International Symposium on Circuits and Systems (ISCAS) 2015 Best Paper Award (BioCAS Track), the ISCAS 2015 Runner-Up Best Student Paper Award, the Masdar Institute Best Research Award in 2015, and the IEEE Asian Solid-State Circuits Conference (A-SSCC) Outstanding Design Award in 2005. He was the Founding Vice-Chair of the IEEE SSCS United Arab Emirates (UAE) Chapter. He is also the Chair of the IEEE SSCS Singapore Chapter. He is also serving as a Technical Program Committee Member for the IEEE International Solid-State Circuits Conference (ISSCC), the ISSCC Student Research Preview (the Co-Chair), the IEEE Asian Solid-State Circuits Conference (A-SSCC) (the Emerging Technologies and Applications Subcommittee Chair), and the IEEE Custom Integrated Circuits Conference (CICC). He is also an Analog Signal Processing Technical Committee Member of the IEEE Circuits and Systems Society.



Chne-Wuen Tsai (Graduate Student Member, IEEE) received the B.E. degree in biomedical engineering from the National University of Singapore, Singapore, in 2018, where he is currently pursuing the Ph.D. degree in electrical and computer engineering.

His research interests include energy-efficient machine learning algorithm for biomedical wearable devices and resource-constrained system-onchip (SoC) design.