A 265-µW Fractional-N Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS

Hanli Liu[®], Member, IEEE, Zheng Sun, Student Member, IEEE, Hongye Huang[®], Student Member, IEEE,
Wei Deng[®], Senior Member, IEEE, Teerachot Siriburanon[®], Member, IEEE, Jian Pang[®], Member, IEEE,
Yun Wang[®], Rui Wu[®], Member, IEEE, Teruki Someya[®], Member, IEEE,
Atsushi Shirane, Member, IEEE, and Kenichi Okada[®], Senior Member, IEEE

Abstract—This article proposes a fractional-N digital phase-locked loop (DPLL) that achieves a $265-\mu W$ ultra-lowpower operation. The proposed switching feedback can seamlessly change the DPLL from sampling operation to sub-sampling operation without disturbing the phase-locked state of the DPLL to reduce the number of building blocks that works at the oscillator frequency, leading to significant power reduction. With the reduced number of high-frequency circuits, scaling the reference frequency is fully used to reduce the power consumption of the DPLL. Together with an out-of-dead-zone detector and a duty-cycled frequency-locked loop running in the background, the switching feedback achieves robust frequency and phase acquisition at start-up and helps the sub-sampling PLL recover when large phase and frequency disturbances occur. A transformer-based stacked- g_m oscillator is proposed to minimize the power consumption while providing the sufficient swing to drive the subsequent stages. A truncated constant-slope digital-to-time converter is proposed to improve the power efficiency while retaining good linearity. The proposed fractional-N DPLL consumes only 265 μ W while achieving an integrated jitter of 2.8 ps and a worst case fractional spur of -52 dBc, which corresponds to a figure of merit (FOM) of -237 dB.

Index Terms—Constant slope, digital phase-locked loop (DPLL), digital-to-time converter (DTC), duty-cycled frequencylocked loop (DC-FLL), FLL, fractional-N, low power, outof-dead zone (ODZ), PLL, sampling, sub-sampling, switching

Manuscript received May 7, 2019; revised July 20, 2019; accepted August 14, 2019. Date of publication September 12, 2019; date of current version November 22, 2019. This article was approved by Guest Editor Payam Heydari. This article is partially based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO). (*Corresponding author: Hanli Liu.*)

H. Liu, Z. Sun, H. Huang, J. Pang, Y. Wang, T. Someya, A. Shirane, and K. Okada are with the Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo 152-8552, Japan (e-mail: liu@ssc.pe.titech.ac.jp).

W. Deng is with the Department of Microelectronics and Nanoelectronics, Institute of Microelectronics, Tsinghua University, Beijing 100084, China.

T. Siriburanon is with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, D04 V1W8 Ireland.

R. Wu is with the Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China.

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2936967

feedback, transformer, truncated, ultra-low-power (ULP), ULP VCO, voltage-controlled oscillator.

I. INTRODUCTION

THE demand for ultra-low-power (ULP) circuits and sys-L tems has exponentially increased with the growth of today's system-on-chip (SoC) devices. SoC power reduction greatly benefits battery-driven applications, such as the Internet-of-Things devices, sensor networks, and cellular networks. Phase-locked loops (PLLs), one of the most important building blocks in the SoC devices, have recently drawn much research attention, as they account for a significant portion of device power consumption. For example, the PLL in [1] consumes nearly 48% of the total power of the receiver. The output of the fractional-N PLL has a much finer frequency resolution than that of an integer-N PLL and is thus used in a variety of applications. However, it consumes additional power to minimize the jitter-spur degradation caused by the fractional-N operation. Reducing the power consumption of a fractional-N PLL while maintaining good jitter and spur performance is very challenging.

Digital PLLs (DPLLs) [2]–[16] are gaining more attention over traditional analog PLLs due to their scalability in advanced CMOS technology and design portability across technologies. Another advantage of the DPLLs is their digital input–output that enables self-calibration, such as that of the bandwidth and the oscillator gain.

Fig. 1 shows two low-power fractional-*N* DPLL architectures. They demonstrate a significant power reduction from the time-to-digital converter (TDC) because of the digital-totime converter (DTC) [2]–[7]. Fig. 1(a) shows the so-called divider-based architecture [2]–[4]. It mimics the conventional charge-pump (CP) PLL operation by replacing the phase-frequency detector (PFD) and the CP with a TDC. Because the DTC reduces the quantization noise from the multi-modulus divider (MMD), a narrow-range TDC (NR-TDC) [2], [4] or even a bang-bang phase detector (BBPD) [3] can be used for the phase-quantizing operation to lower

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/



Fig. 1. (a) Divider-based fractional-*N* low-power DPLL. (b) Dividerless fractional-*N* low-power DPLL.

the overall power consumption. The fractional-N DPLL in [2] achieves an unprecedented low power consumption of 0.65 mW with a jitter of 1.0 ps and a worst case fractional spur of -52 dBc. One of the simplest methods to further lower the power consumption is to lower the reference frequency to reduce the power consumption of the TDC, DTC, and digital circuits. However, the power consumption of some building blocks does not scale with the reference clock, such as the digitally controlled oscillator (DCO), the DCO buffer, and MMD. The DCO alone consumes 0.29 mW [2] to maintain a sufficiently high-output amplitude to drive further stages. Further lowering the DCO bias current will result in the oscillation or the divider failure. Fig. 1(b) shows another popular architecture for low-power design, namely the dividerless architecture [5]-[7]. It directly samples and compares the DCO clock (CKV) with the reference clock. A DTC is used to shrink the required TDC range to lower power consumption. The operation of this architecture is very similar to that of the analog sub-sampling PLL, which uses a reference to directly sample the oscillator output [17]–[20]. The dividerless architecture removes the power consumption of the divider. However, the TDC still consumes significant power during the sub-sampling operation and is affected by frequency disturbances due to the multiple narrow-frequency lock-in ranges when the frequency-locked loop (FLL) is turned off. A DPLL [21] based on this architecture achieved a very low power consumption of 0.67 mW with a jitter of 1.98 ps and an in-band fractional spur of -56 dBc.

The key challenges for furthering reducing power consumption are: 1) reducing the power consumption of the building blocks operating at the oscillator frequency and 2) reducing the power consumption from the DCO while maintaining a large output swing and a low phase noise. This article proposes a ULP fractional-*N* DPLL fabricated in the TSMC 65-nm CMOS technology. The proposed seamless switching feedback works in conjunction with

TABLE I Power Budget Breakdown for 10-MHz Reference Clock

Blocks	Specification	Jitter	Power	
	specification	Contribution	Consumption	
DCO	-107 dBc/Hz@1MHz	49.8%	107 µW	
TDC	10 ps/LSB	27.0%	22 µW	
DTC	2 ps/LSB	23.2%	23 µW	
Digital Circuits ¹	-	0.0%	45 μW	
BUF and MMD	9-bit Freq. Control	$\sim 0.0\%$	218 μW	

¹ DLF, DC-FLL, DSM-based controller, DTC-gain cal., state machine.

the out-of-dead zone (ODZ) detector and the duty-cycled FLL (DC-FLL) to remove the power consumption of the MMD while achieving robust frequency acquisition characteristics when frequency disturbances occur. The switching feedback leads to a 48% power consumption reduction from the DPLL, excluding the DCO power consumption. A transformer-based stacked- g_m ULP DCO is proposed that consumes only 107 μ W and gives -107 dBc/Hz at a 1-MHz offset frequency. A truncated constant-slope DTC (CS DTC) is proposed to improve the power efficiency of the conventional architecture while retaining excellent linearity to achieve low fractional spurs. Thanks to these techniques, the presented fractional-N DPLL consumes only 265 μ W while achieving a jitter of 2.8 ps and a worst case in-band fractional spur of -52 dBc. The obtained power consumption is nearly 2.5 times smaller than that of a state-of-the-art low-power fractional-N DPLL [2].

II. PROPOSED ULP FRACTIONAL-N DPLL

A. Proposed Seamless Switching Feedback Path

Scaling the reference frequency can effectively lower the power consumption of the TDC, DTC, and digital circuits [22]. However, power consumption is dominated by the building blocks operating at radio frequency (RF), as shown in Fig. 1. Table I shows the power breakdown based on a low reference clock of 10 MHz for the architecture in Fig. 1(a). The total power consumption can be separated into the power consumption from the loop and that from the DCO. To achieve the best jitter-power tradeoff [23], the jitter from the oscillator and that from the loop should be equal, so are the power consumption. As shown in Table I, the DCO contributes 50% of the jitter in the DPLL output. However, due to the high power consumption by the MMD and the DCO buffer, the loop (TDC, DTC, MMD, DCO buffer, and digital circuits) consumes almost three times the power of the DCO, resulting in a poor power-jitter tradeoff.

As mentioned, sub-sampling PLLs have the potential to remove the power consumption of the MMD due to their dividerless operation. However, an FLL is required to maintain a robust start-up and resist frequency disturbances. Without the FLL, the sub-sampling loop will have lock-in ranges near the integer multiples of the reference clock. For example, the PLL can lock the oscillator frequency to either a frequency-controlled word (FCW) of 240.4 or 241.4. Fig. 2 shows the simulation results of the sub-sampling PLL with a loop bandwidth of around 110 kHz using a 10-MHz reference clock for various types of frequency disturbance applied to



Fig. 2. (a) Sub-sampling loop responses for various frequency disturbances applied to the oscillator. (b) Phase errors at the sub-sampling phase detector input.

the DCO. The lock-in range of a sub-sampling PLL can be estimated as about two times the loop bandwidth, as explained in [21]. In our system simulations, with the applied disturbance frequencies swept, a lock-in range of approximately ± 280 kHz was observed. This PLL can correct a frequency disturbance of -100 kHz from its center frequency, as shown in Fig. 2(a) (black line). The corresponding time error at the input of the sub-sampling phase detector is small and can, thus, be mitigated quickly, as shown in Fig. 2(b) (black line). However, if a large frequency error (larger than the lock-in range) of 1 MHz is applied to the oscillator, the loop cannot produce the correct response and fails to lock back. The time error bounces back and forth due to the phase wrapping characteristics of the sub-sampling loop and has a peak-to-peak value of one DCO period, as shown in Fig. 2(b) (red line). Furthermore, the oscillator frequency will be trapped in the next lock-in range if a 10.1-MHz disturbance is applied. In this situation, the time error can be suppressed by the loop while the locked frequency is completely wrong. These frequency disturbances will have a catastrophic effect on a system that uses this PLL as a frequency or timing source. The lock-in ranges will shrink as the reference frequency is further reduced. Hence, lowering the reference frequency will lead to more locking failures in sub-sampling operation.

Fig. 3 shows the proposed fractional-*N* DPLL with switching feedback. It consists of a gating logic, an MMD, a D-type flip-flop (DFF), a multiplexer, and a time-domain sampler. The FB signal can be selected from either the DTC output (REFA) or the MMD output (DIV) through the multiplexer with a propagation delay of τ_{DFF} . When DIV is selected as the multiplexer input, the DPLL works in the sampling mode, which mimics the CP-PLL operation. When REFA is selected as the multiplexer input, the DPLL works in the sub-sampling mode.



Fig. 3. Proposed switching feedback path that can seamlessly switch from the sampling mode to the sub-sampling mode.

In the sampling mode, the DFF is used to align the DIV signal to the CKV signal with a propagation delay of τ_{DFF} . The DFF operation removes jitter and non-linearity from the MMD. In this mode, the FB signal contains not only the phase information from the oscillator but also the frequency information. The MMD operation allows the oscillator to quickly recover from phase/frequency disturbances. This mode is applied during DPLL start-up, or when the DPLL is subjected to frequency disturbances and needs to recover. After the DPLL is locked, REFA is selected as the multiplexer input. The DCO phase is extracted by sampling the REFA using the CKV signal. In this mode, only the phase information from DCO is extracted at FB (frequency information is dropped). This mode is used most of the time during the DPLL operation. It removes the power consumption from the MMD and the re-timing DFF. Even though no divider is physically present in the sub-sampling mode, its open-loop transfer function still suffers from a virtual divide ratio of N, where N is the ratio of the oscillation frequency to the reference frequency. For example, a 1-ps time error at the TDC input will transfer to 0.432° phase error at 2.4 GHz, while the phase error becomes only $0.432/240 = 0.0018^{\circ}$ at 10-MHz reference frequency (N = 2.4 GHz/10 MHz = 240 in this case). Thus, the transfer function of the sub-sampling mode becomes the exact same function as the sampling mode when the time difference detected by TDC is less than one DCO cycle. This guarantees the seamless switching operation of the subsampling mode and the sampling mode.

However, directly switching from the sampling mode to the sub-sampling mode in the feedback path will cause phase discontinuity due to the delays in the feedback path. An additional delay of τ_{FB} is inserted after DTC to mitigate phase discontinuity. Fig. 4(a) shows the problem that occurs when τ_{FB} is not included. In the sampling mode, the MMD output is re-timed by the DFF at t_0 with a propagation delay of τ_{DFF} . The multiplexer passes the DIV signal to the MUX with a τ_{MUX} delay. Finally, the rising edge of the CKV at t_1 samples the MUX signal and the sampler outputs the FB signal with a propagation delay of τ_{SAM} . When the frequency and the phase are locked, REFA is aligned to the FB signal. However, if the feedback is switched to the sub-sampling mode, the rising edge of the CKV at t_4 cannot sample a high



Fig. 4. (a) Proposed switching feedback without τ_{FB} delay. (b) Operation of seamless switching feedback with τ_{FB} delay.



Fig. 5. (a) Frequency disturbance makes the sub-sampling loop lock to an incorrect frequency. (b) Phase error remains very small when a phase disturbance is simultaneously added to REFB.

voltage. Instead, the rising edge of the CKV at t_5 samples a high voltage and generates FB. The incorrect sampling at t_5 will cause an instantaneous phase error at the switching



Fig. 6. Proposed DC-FLL.



Fig. 7. Operation of DC-FLL.

operation. As a consequence, the ODZ detector will trigger the sampling mode.

Fig. 4(b) shows the timing diagram of the proposed switching feedback operation with the additional delay of $\tau_{\rm FB}$ between the DTC and the TDC input. In the sampling mode, DIV is synchronized with CKV by the sampler operation with a delay of τ_{SAM} . After the frequency and the phase are locked, FB aligns to REFB. REFB leads REFA because of the additional delay $\tau_{\rm FB}$. Now, if the loop switches from the sampling mode to the sub-sampling mode, the rising edge of CKV at t₄ can sample a high voltage. To maintain a robust switching operation, $\tau_{\rm FB}$ should be larger than the total delay of $\tau_{\text{SAM}} + \tau_{\text{MUX}}$ and the setup time of the sampler $\tau_{\text{Sam,Setup}}$. This ensures that a high voltage can be correctly sampled at t_4 . However, if τ_{FB} is too large, the rising edge of the CKV at t_4 will sample a high voltage before the edge at t_4 . This incorrect sampling will cause an instantaneous phase error. Thus, $\tau_{\rm FB}$ should be less than one minimum DCO period $T_{\rm DCO,min}$ across the frequency tuning range of the DPLL plus $\tau_{\rm MUX}$. As discussed above, $\tau_{\rm FB}$ should satisfy

```
\tau_{\text{SAM}} + \tau_{\text{MUX}} + \tau_{\text{Sam,Setup}} < \tau_{\text{FB}} < T_{\text{DCO,min}} + \tau_{\text{MUX}}. (1)
```

In this design, τ_{FB} is designed to be around 120 ps in the post-layout simulation. To always satisfy (1) across process-voltage-temperature (PVT) variations, some margins are considered for τ_{FB} to cover the variations in τ_{FB} , τ_{SAM} , and τ_{MUX} . To indicate when the DPLL needs to relock, an ODZ detector is used to monitor the large phase errors introduced by frequency disturbances. When the phase error is larger than the pre-set dead zone, the ODZ signal is generated. A state machine receives this ODZ signal and immediately sets EN to 1 to activate the sampling mode for fast acquisition. After the phase is locked, the DPLL is seamlessly switched back to



Fig. 8. Proposed ULP fractional-N DPLL with switching feedback and DC-FLL.

the sub-sampling mode to reduce power consumption. In this design, the dead zone delay is set to ± 64 ps. The dead zone time is sufficiently large so as to not be accidentally triggered by the peak jitter of the DPLL, which is $4\sigma_{\text{rms,jitter}} = 4 \times 2.5$ ps, between REFB and FB. In the proposed method, the MMD only works for a fraction of the time, and thus, its power consumption is negligible. This reduces the loop power consumption to only 158 μ W using a 10-MHz reference clock, which is comparable with the DCO power consumption. This greatly improves the power-jitter tradeoff, as shown in Table I.

B. Proposed Duty-Cycled FLL

Even though the lock-in range is enhanced by the proposed switching feedback and the ODZ detector, the DPLL may still be trapped in incorrect lock-in ranges. Typically, this is not a concern, because frequency disturbances (e.g., 10.1 MHz) will result in a large timing error between the REFB and the FB, as shown in Fig. 2(b). This large phase error can be detected by the ODZ detector. However, there is an exception, as shown in Fig. 5. A 10.1-MHz frequency will make the sub-sampling PLL lock to an incorrect frequency of 2414 MHz (target frequency: 2404 MHz). This frequency jump will introduce a large phase jump ($\Delta \Phi_{Jump,FB}$) at the FB. If the phase jump $\Delta \Phi_{Jump,REFB}$ is introduced at REFB simultaneously and $\Delta \Phi_{Jump,FB} \approx \Delta \Phi_{Jump,REFB}$, as shown in Fig. 5(b), $\Delta \Phi_{Jump,FB} - \Phi_{Jump,REFB}$ will result in a near-zero phase error. This phenomenon is simulated by applying a frequency error of 10.1 MHz to a DCO running at 2404 MHz while the reference clock is shifted by about -220 ps. The timing error between FB and REFB is very small in Fig. 5(b) and, thus, cannot be detected by the ODZ detector. Hence, the frequency is locked even with the ODZ detector activated. Conventionally, an FLL is used to monitor the frequency error in the background [5] and can be used for detecting this

error. However, an FLL consumes a significant amount of power due to its high operating frequency. As discussed above, the chance that the oscillator will be locked to another lock-in range without being detected by the ODZ detector is typically small. Thus, an FLL that works in the background wastes power. Furthermore, there is no need to insert a conventional FLL, which introduces an individual control loop to the DCO. Hence, a duty-cycled frequency detector (DCFD) can be used to switch the feedback from the sub-sampling mode to the sampling mode for frequency locking when the PLL is locked to incorrect frequencies, as shown in Fig. 6. A frequency resolution of at least one reference frequency (10 MHz in this design) is required for the DCFD to detect whether the frequency is locked to an incorrect lock-in range. In this article, a resolution of 2.5 MHz is designed for the DCFD.

The operation of the DCFD is shown in Fig. 7 and a detailed DCFD schematic is shown in Fig. 8. The dc controller generates a DCEN signal with a pulsewidth of six t_{REF} using an internal counter clocked by the reference clock. It is used to enable the gray-code counter in the DCFD. When the DCEN enables the DCFD, the dc controller produces a DCCLK signal with four t_{REF} . As shown in Fig. 7, all the edges of the DCEN and DCCLK signals are aligned with the rising edge of the reference clock. The rising and falling edges of the DCCLK are used to read the gray-code counter outputs of C0 and C1. If the frequency is the target frequency, C1-C0 will equal the integer part of 4 ×FCW and the comparator will output a zero. If the absolute frequency error is larger than 2.5 MHz, i.e., onefourth of the 10-MHz reference frequency, the comparator will produce a one to enable the sampling path. With the duty-cycled operation, the FLL increases the power budget by only 3 μ W. The worst case relock time will be 1200 \times 100 ns = 120 μ s. For some short-packet wireless applications, the long relocking time may lead to power consumption overhead for the wireless transceiver. In such applications, the duty-cycle time can be reduced. For example, a 5% duty cycle will reduce the relock time to about 12 μ s, while the power consumption of the DC-FLL will only increase to 30 μ W.

C. System Simulations

A detailed schematic of the proposed ULP fractional-N DPLL with switching feedback is shown in Fig. 8. The DSM-based controller is used to achieve fractional frequency synthesis. When the sampling mode is engaged for fast frequency and phase acquisition, the controller produces 9-bit integer phase information for controlling the MMD and 8-bit fractional phase information for controlling the DTC. When the sub-sampling mode is engaged, only the 8-bit fractional phase control signal is used at the DTC input (9-bit integer phase control is dropped). The loop can continue to carry out fractional frequency synthesis due to the automatic phase-warping behavior of the sub-sampling loop in the fractional-N mode [20]. A coarse TDC is inserted after the PFD of the ODZ detector to quantize the coarse phase error and assist with coarse phase and frequency locking through the 11-bit coarse bank of the DCO [2]. This significantly improves the phase lock time. To significantly reduce the DCO power consumption, a transformer-based stacked- g_m DCO is implemented. An 8-bit truncated CSDTC is used to improve power efficiency compared with that of the conventional architecture. The DTC gain is calibrated through the LMS algorithm.

Fig. 9 shows the loop simulations of the proposed ULP fractional-N DPLL when various frequency disturbances occur. In Fig. 9(a), a 1-MHz frequency disturbance is injected to the DCO. A single sub-sampling loop responds to this disturbance (gray line). For the proposed architecture, the ODZ detector detects the sudden phase jump and enables the sampling mode. After the phase is locked, EN is set to zero and the MMD is turned off while the PLL is still locked without any phase discontinuities. Fig. 9(b) shows the situation demonstrated in Fig. 5, where a 10.1-MHz frequency disturbance is applied to the sub-sampling loop. When the DCEN signal is detected, the DCFD detects the frequency error, sets EN to one, and activates the sampling loop. The frequency is successfully recovered, owing to the sampling loop and the coarse DPLL operations. As in the case shown in Fig. 9(a), the loop is set back to the sub-sampling loop to reduce power consumption without disturbing the phase-locked state. The estimated phase noise contributions of each component of the fractional-N DPLL are shown in Fig. 10. The DCO contributes around 50% of the jitter at a 110-kHz loop bandwidth, with the rest caused by noise such as PD noise and DTC noise. An estimated overall jitter of 2.5 ps is achieved with a figure of merit (FOM) of -238.0 dB.

III. BUILDING BLOCKS OF THE PROPOSED ULP DPLL

A. Transformer-Based Stacked-g_m DCO

To lower the power consumption of the oscillator in a PLL, a ring oscillator can be used [11]. However, a ring oscillator has poor phase noise, and thus significantly degrades the PLL



Fig. 9. Proposed DPLL response to frequency errors detected by (a) ODZ detector and (b) DC-FLL.



Fig. 10. Simulated phase noise of the proposed fractional-N ULP DPLL.

phase noise. LC oscillators are used to improve the PLL noise performance due to the superior frequency selectivity provided by the LC resonator. The conventional CMOS-type LC DCO [2], [6], [7] is advantageous for obtaining a large



Fig. 11. (a) Proposed transformer-based stacked- g_m DCO. (b) Transformer EM simulation results.

output swing in the current-limited region, in which the output swing V_{AMP} is mainly limited by the tank impedance. Hence, for low current consumption, large cross-coupled pairs are required. However, the introduced parasitic capacitance from the large NMOS and PMOS transistors limits the load inductance and degrades the *Q*-factor of the tank. Thus, using a conventional CMOS-type DCO in a DPLL that targets a power consumption of lower than 300- μ W is extremely difficult. Some transformer-based DCO and current-reuse structures [24]–[26] have been reported to lower power consumption. However, further DCO power reduction is difficult.

A TF-based DCO [14] is proposed to achieve sufficient output amplitude with low power consumption. A transformerbased resonator is treated as a two-port network to build the oscillator. Both the top and bottom cross-coupled pairs use NMOS transistors to provide negative resistances to attain a large g_m from each transistor, as shown in Fig. 11(a). The same dc current is shared by the stacked cross-coupled pairs. The center tap of the primary winding is connected to a voltage source, while the dc current flows into the bottom cross-coupled pair through the center tap of the secondary winding. The coupling of the transformer corresponds to positive feedback between the top and bottom oscillators. The transistor sizes in the top cross-coupled pair are 128 μ m/60 nm and the gate length is 256 μ m for the bottom cross-coupled NMOS pair. The use of NMOS transistors instead of PMOS transistors relaxes the current requirement, which benefits from its higher mobility. Compared with the low-power class-D voltage-controlled oscillator in [27] and [28], a smaller transistor is adopted here. Therefore, a higher oscillation frequency and a wider frequency tuning range can be achieved.

A higher Q-factor of the load inductance is desired in both windings to provide sufficient load impedance for the two cross-coupled pairs. To mitigate the Q-factor degradation, a 2:4 co-planar transformer structure is adopted. Only one cross section exists in the transformer to connect with the power supply, as shown in Fig. 11(a). In the electromagnetic (EM) simulation shown in Fig. 11(b), the inductances of the primary winding (L_P) and the secondary winding (L_S) are 2.7 and 6.0 nH at 2.4 GHz, respectively. The magnetic coupling coefficient (k_m) is 0.56. The Q-factors of the primary winding (Q_P) and the secondary winding (Q_S) are 14.4 and 18.3, respectively. A frequency tuning range of 2.1-3.1 GHz is available from the cooperation of the primary winding, which has a relatively small inductance, and an 11-bit coarse capacitor bank. The large inductance L_S ensures start-up with a small current. The positive feedback between the coupled windings provides sufficient output amplitude for the DPLL feedback.

Fig. 12(a) shows the details of the tanks. A linearized varactor bank is implemented for fine-frequency tuning and a switch-controlled-capacitor bank is used for coarse-frequency tuning. As derived in [29], the main resonant frequency ω_L of the tank for $0.5 \le k_m \le 1$ can be estimated as

$$\omega_L^2 = \frac{1}{L_P C_P (1 + |k_m|)}$$
(2)

where C_P and C_S represent the top and bottom capacitances, respectively. As discussed in [30]–[32], there is another possible resonant frequency ω_H . To avoid multi-oscillation behavior during the DCO operation, the capacitor ratios of C_P and C_S are controlled to ensure that $L_S C_S / L_P C_P$ has a value of 1.1~2.59, corresponding to a frequency range of 2.1–3.1 GHz. Thus, only a small equivalent tank resistance exists at ω_H [30]. Note that in the ULP DCO design, the transconductance gain is too small to maintain oscillation with low resistance.

The input impedance of the tank Z_{in} has been previously discussed [29]–[31], [33]. The $Z_{top,eq}$ and $Z_{bot,eq}$ are the differential input impedances from each side of the transformer (primary and secondary) without loading, and the simulated results of both top and bottom ports are shown in Fig. 12(b).

As shown in Fig. 13, the cross-coupled transistors must provide sufficient transconductance (g_m) to start the oscillation in the transformer. To obtain the minimum required g_m , the parallel resonance model in [29] is applied in the equivalent circuit. The load impedance of M1 and M2 transistor is equivalent to the parallel combination of $Z_{\text{bot.eq}}$ and the transformed load impedance R'_{bot} . In the case of all the transistors (M1~M4) having the same g_{m0} , the negative resistance can be obtained as $-2/g_{m0}$. According to the designed value of L_SC_S/L_PC_P ,



Fig. 12. (a) Transformer with capacitor banks. (b) Simulated input impedance from top side and bottom side.



Fig. 13. Equivalent circuit of the proposed DCO.

the load impedance transfer ratio can be expressed as the turn ratio L_P : L_S [29]. Meanwhile, R'_{bot} can be recast as $L_S/(-g_{m,M4}L_P)$ and $Z_{bot,eq} = \omega_L L_S Q_S (1 + k)^2/(1 + Q_S/Q_P) \approx \omega_L L_S Q_S$. Thus, the start-up condition is given as

$$g_{m0} > \frac{2}{(1 + \frac{L_P}{L_S})\omega_L L_S Q_S}.$$
(3)

Note that both the top and bottom cross-coupled pairs are implemented with NMOS transistors as the active devices, which can provide higher g_{m0} than that provided by the PMOS transistors of the same size. To reduce the total power consumption of the PLL feedback path, the output amplitude of the oscillator should be sufficiently high to alleviate the power demand of the buffers. In the transformer-based DCO, the transformer-based resonator can provide a voltage gain of above $k_m N$, as demonstrated in [30]. According to the value of $L_S C_S / L_P C_P$, the input impedance of the tank $Z_{top,eq}$ can be simplified [29] as

$$Z_{\text{top,eq}} = \omega_L L_P Q_P \frac{(1+k_m)^2}{1+Q_P/Q_S}.$$
 (4)

The differential output amplitude V_{AMP} of the OUTP and OUTN nodes can be estimated as

$$V_{\rm AMP} \approx \frac{4}{\pi} I_{\rm BIAS} \frac{Z_{\rm top,\omega_L}}{2} k_m N + \frac{4}{\pi} I_{\rm BIAS} \omega_L \frac{L_S}{2} Q_S.$$
(5)

The impedance at the secondary port is estimated as $\omega_S(L_S/2)Q_S$ from the values of L_PC_P/L_SC_S of 0.91 to

0.4 across the frequency tuning range [29]. For $k_m = 0.56$, V_{AMP} can be simplified using the above-mentioned parameters

$$V_{\rm AMP} \approx \frac{4}{\pi} I_{\rm BIAS} \omega_L \frac{L_P}{2} Q_P \left(k_m^2 N + k_m N + \frac{L_S Q_S}{L_P Q_P} \right) \tag{6}$$

Fig. 14(a) shows the simulated transient waveform. With a 238- μ A dc current, a 340-mV V_{amp} can be obtained in the post-layout simulation. The output amplitude is linearly proportional to the bias current for currents lower than 250 μ A. The proposed DCO enters the voltage-limited region with a larger current. The proposed transformer-based stacked- g_m DCO guarantees oscillation under the process and temperature variations with 238- μ A current consumption. Fig. 14(b) shows the simulated transconductance and channel conductance of the active devices. The simulated NMF and effective ISF of transistor M1 and the NMF of transistor M4 are shown in Fig. 14(c). Compared to the conventional class-B DCO, the effective noise power of the active devices is close to that of conventional designs. The simulated phase noise is -108 dBc/Hz at 1 MHz at a very low power consumption of 107 μ W. The phase noise contribution is mainly from the tail transistor and can be reduced by replacing this transistor with a tunable resistor [34].

The proposed DCO requires a low supply voltage of 0.45 V to maintain the high-power efficiency of the DCO core. If the whole system requires a standard supply voltage, i.e., 1 V for 65-nm CMOS, the on-chip switch-capacitor (SC) dc-dc converter can be used to convert 1 V into 0.45 V for the proposed DCO supply. The efficiency of this converter can be more than 80%, as reported in [35]. If an additional linear regulator is required to improve the power supply rejection ratio, a PMOS transistor can be used as the current source (pass device) instead of the NMOS tail-current source, as shown in Fig. 11(a). A voltage of 0.55 V is sufficient for the regulator input; it adds an additional power consumption of $(0.55-0.45 \text{ V}) \times 238 \ \mu\text{A} \approx 24 \ \mu\text{W}$. An SC dc-dc converter can convert 1 V into 0.55 V for the linear regulator input. Assuming 85% efficiency, the additional power consumption is $(107 \ \mu\text{W} + 28 \ \mu\text{W}) \times 15\% = 20\mu\text{W}$. Overall, the power consumption will increase from 155 μ W to 107 μ W if a 1-V supply and a linear regulator are required.

B. Highly Efficient Truncated Constant-Slope DTC

Recently, DTCs are widely explored in the fractional-N PLL designs, because they can be used into transforming any integer-N PLL to a fractional-N one [3], [7], [12], [19]–[21], [36]. This greatly reduces the design effort for a low-power fractional-N PLL and achieves promising performance. DTCs can also be used for realizing ultralow-jitter applications [19], [20], [36]. A conventional DTC is realized by placing a capacitor digital-to-analog converter (CDAC) between two inverters [3], [20], [36]. The first inverter and the CDAC are used to generate ramps with different slew rates, and the second inverter is used to detect when the ramps cross a given threshold. However, when different ramps are applied, the second inverter will produce different propagation delays. This effect greatly limits the



Fig. 14. (a) Simulated transient voltage waveforms of cross-coupled pair. (b) Simulated transconductance and channel conductance of M1 and M4 transistors. (c) Simulated ISF and NMF of M1 and M4 transistors in the proposed DCO.



Fig. 15. Conventional CS DTC.

linearity performance of a DTC, as analyzed in [37]. The constant-slope charging method [37] is proposed to acquire a variable delay by changing the starting voltage of the ramp instead of changing the slew rate at the inverter input, as shown in Fig. 15. A DAC is used to generate the variable starting voltage by charging capacitor C (pre-charge step). Then, a ramp is generated by charging C using a current source from V_{DAC} to VDD. The delay is generated when the ramp crosses the inverter threshold V_{TH} (comparison step). Because all the ramps have the same shape in the comparator input window, this mitigates the linearity degradation from the inverter due to the code-dependent propagation delay. The CSDTC achieves good linearity with good resolution. However, the DAC needs to be fully settled to avoid linearity degradation in the starting voltage generation step. Hence, the DAC dominates the power consumption when a CSDTC is running at a high frequency. An isolated CSDTC [2] is proposed to relax the power contribution by isolating the pre-charge step and the comparison step using a dc-cut switch and an auto-zero switch. In this method, the DAC only needs to charge a small dc-cut capacitor to acquire the starting voltages. This leads to a large power reduction at a frequency



Fig. 16. Concept of (a) truncated CS DTC and (b) operation.

of 52 MHz. However, the additional switching introduces kT/C noise, which degrades jitter performance.

In the proposed fractional-*N* DPLL, reference scaling is applied to the whole architecture to further reduce system power consumption. This leads to a long pre-charge time, allowing the DAC to spend more time pre-charging *C*. Thus, the DAC power consumption becomes less dominant. However, the current of the current source and capacitor *C* cannot be scaled due to the jitter requirement of the DTC [2]. Hence, the power from the current source will become dominant at a low reference clock. In this article, a CSDTC with current truncation logic is proposed to minimize the power contribution from the current source, as shown in Fig. 16(a). The concept of its operation is shown in Fig. 16(b). In the pre-charge step, the positive plate of *C* is discharged to DAC voltage V_{DAC} , which reuses the charge stored on *C* from





Fig. 17. Schematic of (a) proposed truncated CS DTC and (b) detailed operation.



Fig. 18. INL of the proposed DTC in the post-layout simulation.

the previous cycle operation. S3 is turned off during the pre-charge step to prevent current leakage from the inverter during the discharging process. The input (IN) triggers switch S1 to charge C to acquire a ramp, and S3 is turned on to engage the inverter comparator. Once the ramp reaches the threshold voltage of the inverter, it produces an output (OUT). Then, OUT is fed back to the truncation logic to stop the current source from charging. V_{DAC} is held for a short time to turn off S3 and turn on S2 to start discharging C to obtain a new V_{DAC} for operation in the next cycle. In a conventional architecture, charging C to VDD does not contribute to delay generation; it only wastes energy. This is avoided by the proposed truncation logic, which greatly improves the power efficiency of the current source by almost 58% in simulations. Furthermore, the truncation operation well defines the ending point of the previous cycle and significantly extends the pre-charge time, which can further reduce the DAC power consumption, as shown in Fig. 17(b). Fig. 17(a) shows the full implementation of the proposed truncated CSDTC. The truncation logic is realized by two SR latches, and the timing is controlled by two delays. The delay τ_1 ensures a time margin for S3 to open before the ramp arrives, and τ_1 defines the



Fig. 19. Photograph of prototype chip.



Fig. 20. Measured phase noise of a free running DCO and DPLL in the fractional-N mode.

pulsewidth of OUT, as shown in Fig. 17(b). A reset-type DFF is used in realizing the edge-to-pulse conversion to extend the pulsewidth for the next bock. During DPLL operation, the DTC gain is calibrated through a 9-bit current source. Fig. 17(b) compares the operation of a conventional CSDTC and the proposed CSDTC. The proposed CSDTC achieves a much smaller voltage swing at node *P*. The ramp during τ_S is 100% utilized for delay generation. There is almost no wasted energy during CSDTC operation. The linearity of the proposed CSDTC is mainly degraded by three sources: the DAC linearity, the charge sharing of the switching operations, and the ON/OFF resistance of the switches. These can be optimized to achieve excellent linearity, as explained in [37]. The simulated INL of the proposed CSDTC is shown in Fig. 18. The CSDTC achieves a peak INL of +250 fs/-300 fs with a resolution of 1.9 ps/LSB at a 10-MHz clock rate.

IV. MEASUREMENT

A prototype of the proposed ULP fractional-*N* DPLL was implemented in the standard TSMC 65-nm CMOS technology. A photograph of the chip is shown in Fig. 19. The DPLL occupies an area of 0.25 mm². Fig. 20 shows the measured phase noise of the free-running oscillator and the DPLL working in the fractional mode. The free-running oscillator was measured at a frequency of 2.46 GHz. It draws an extremely low current of 238 μ A from a 0.45-V supply. The phase noise is -107 dBc/Hz at a 1-MHz offset frequency and -128 dBc/Hz



Fig. 21. (a) Measured worst case in-band fractional spur. (b) Measured fractional spur versus offset frequency.

at 10 MHz. The measured frequency tuning range is 2.1-3.1 GHz, which corresponds to a 38% tuning range. When the loop was closed, it showed a -86 dBc/Hz in-band phase noise at a 10-kHz offset frequency. The phase noise at a 1-MHz offset after the loop was closed was -105 dBc/Hz, which is 2 dB higher than the free-running DCO phase noise at 1 MHz. This is due to the phase noise from the loop, which has less filtering from a first-order digital loop filter; this phase noise is added to the DCO phase noise. The integrated jitter from 1 kHz to 40 MHz was 2.8 ps when using an FCW of 240.4. The worst case in-band fractional spur was measured at an FCW of 240.001, as shown in Fig. 21(a). The first fractional spur occurs at around 10 kHz with an energy of -52.4 dB, which is lower than that of the main output signal. Fig. 21(b) shows the measured level of the fractional spurs across the offset frequencies.

To evaluate the operation of the switching feedback, a timedomain measurement of the DCO output frequency was conducted; the results are shown in Fig. 22(a). The measurement was done using a Keysight E5052B signal source analyzer. The DPLL was initially operating in the sub-sampling mode using FCW1 = 239.55. This corresponds to a center frequency of 2395.5 MHz at the DCO output. Then, a step signal was manually added to the FCW through an SPI controller. The new FCW was FCW2 = 243.40, which corresponds to a target settling frequency of 2434 MHz. Owing to the



Fig. 22. (a) Measured relock time when a large frequency jump is applied. (b) Measured relock time when a small frequency jump is applied.

difference between the fractional control parts, i.e., 0.55 and 0.40, the DTC introduced instantaneous phase errors between the REFA/REFB and the FB at the inputs of the TDC. When the phase error was larger than the dead zone of the ODZ detector, EN was set to 1 and the sub-sampling mode was changed to sampling mode to recover the frequency and the phase. As shown in Fig. 22(a), the loop was initially locked to 2395.5 MHz in the sub-sampling mode. After the FCW step was applied, the loop immediately switched to sampling mode and quickly settled itself to the target frequency of 2434 MHz (within 18 μ s or 180 reference cycles). After the PLL had settled, the EN signal was set to 0 to reduce power consumption. In Fig. 22(b), a step signal of 10 mV is added to the DCO supply. This voltage step introduced a small frequency disturbance at the DCO output. The small frequency error is fully recovered under 6 μ s owing to the switching feedback.

The power consumption of each building block is shown in Fig. 23. Fig. 23 (left) shows the power consumption breakdown of the DPLL excluding the power from the DCO. The DCO draws current from a 0.45-V supply voltage and the rest of the DPLL blocks use 0.85 V. The power consumption breakdown of a traditional architecture is based on post-layout simulations. The proposed switching feedback path mitigates the large power consumption from the MMD, which leads to

	This Work	JSSC18 [39]	ISSCC17 [7]	ISSCC14 [6]	JSSC18 [2]	JSSC18 [2]
CMOS Process	TSMC 65nm	TSMC 28nm	40nm	40nm	65nm	65nm
Osc. Architecture	LC-Osc.	LC-Osc.	LC-Osc.	LC-Osc.	LC-Osc.	LC-Osc.
Reference (MHz)	10	40	N/A	32	52	26
Frequency (GHz)	2.1-3.1	2.05 - 2.55	1.8-2.5	2.1-2.7	2.0-2.8	2.0-2.8
Power (µW)	265	1600	673	860	980	653
Power Eff. (µW/GHz)	107	696	312	358	409	272
Jitter (ps)	2.8	0.86	1.98	1.71	0.53	1.00
Worst-case Spur (dBc)	-52.4	-57.0	-56.0	-37.0	-56.0	-52.0
FOM (dB)	-236.8	-239.3	-235.8	-236.0	-245.6	-241.9
Area (mm ²)	0.25	0.33	0.18	0.20	0.23	0.23

 TABLE II

 COMPARISON OF THE STATE-OF-THE-ART LOW-POWER FRACTIONAL-N DPLLS



Fig. 23. Measured power consumption compared with that of conventional architecture in the post-layout simulation.

a power consumption reduction of at least 150 μ W. With the compact layout of the DCO buffer and sampler, the introduced parasitic capacitance/resistance is negligible, which reduces the power consumed by the DCO buffer. The proposed feedback path contributes only a $68-\mu W$ power consumption overhead to the whole DPLL. The proposed CSDTC reduces power consumption by 26% compared with that of a conventional CSDTC. With duty-cycled operation, the frequency detector adds only 3 μ W of additional power consumption to the loop. The loop power consumption decreased from 313 μ W to only 158 μ W. The DCO power decreased from 165 μ W using a conventional CMOS-type DCO to 107 μ W using the proposed transformer-based stacked- g_m architecture. Overall, the power from the loop and the power consumed by the DCO have a good balance; they contribute almost equal jitter to the PLL output, ensuring a good power-jitter tradeoff. The DPLL achieves an FOM of -237 dB.

Table II shows a comparison with the state-of-the-art fractional-*N* DPLLs. The proposed DPLL achieves the lowest power consumption, which is 2.5 times lower than that for



Fig. 24. FOM comparison with the state-of-the-art fractional-N PLLs.

a previously published ULP fractional-*N* DPLL [2]. It also achieves a good jitter number, making it suitable for applications such as Bluetooth Low Energy, Zigbee, and other low-power SoCs. Fig. 24 shows a comparison with recent fractional-*N* PLLs (both digital and analog). As shown, ringoscillator-based PLLs can realize very low power consumption, but their poor oscillator phase noise results in poor FOM performance. *LC*-oscillator-based PLLs obtain a decent FOM due to their good oscillator phase and high power. This article sets a new standard for the power consumption of *LC*-oscillator-based fractional-*N* DPLLs and simultaneously achieves a good FOM.

V. CONCLUSION

In this article, a $265-\mu W$ fractional-*N* DPLL with seamless sampling/sub-sampling feedback was proposed. It combines the advantages of the sampling loop and the sub-sampling

loop to achieve robust phase and frequency acquisition under frequency disturbances and low-power operation. During the switching process from the sampling to the sub-sampling loop, the phase remains locked without any discontinuities. The ODZ detector and the DCFD work in conjunction with the switching feedback, which monitors frequency disturbances and ensures that the DCO is always locked to the correct frequency. The transformer-based stacked- g_m DCO boosts R_P to help reduce the required current while maintaining robust start-up and a wide tuning range. The truncated operation helps improve the efficiency of the current source to nearly 100% for the delay generation of the CSDTC. With these techniques, the DPLL can scale its power consumption with the scaling of the reference clock. A prototype of the DPLL achieved an unprecedented low power consumption of 265 μ W and a jitter of 2.8 ps, which corresponds to an FOM of -237 dB.

REFERENCES

- H. Liu *et al.*, "A DPLL-centric Bluetooth low-energy transceiver with a 2.3-mW interference-tolerant hybrid-loop receiver in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3672–3687, Dec. 2018.
- [2] H. Liu, D. Tang, Z. Sun, W. Deng, H. C. Ngo, and K. Okada, "A sub-mW fractional-N ADPLL with FoM of -246 dB for IoT applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3540–3552, Dec. 2018.
- [3] D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita, "A 2.9–4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560-fs_{rms} integrated jitter at 4.5-mW power," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2745–2758, Dec. 2011.
- [4] A. Elkholy, T. Anand, W.-S. Choi, A. Elshazly, and P. K. Hanumolu, "A 3.7 mW low-noise wide-bandwidth 4.5 GHz digital fractional-N PLL using time amplifier-based TDC," in *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 867–881, Apr. 2015.
- [5] L. Grimaldi et al., "A 30 GHz digital sub-sampling fractional-N PLL with 198 fs_{rms} jitter in 65 nm LP CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 268–270.
- [6] V. K. Chillara et al., "An 860 μW 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 172–173.
- [7] Y. He *et al.*, "A 673 μW 1.8-to-2.5 GHz divider less fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 420–421.
- [8] C. W. Yao *et al.*, "A 14-nm 0.14-psrms fractional-N digital PLL with a 0.2-ps resolution ADC-assisted coarse/fine-conversion chopping TDC and TDC nonlinearity calibration," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3446–3457, Dec. 2017.
- [9] Z. Xu et al., "A 3.6 GHz low-noise fractional-N digital PLL using SAR-ADC-based TDC," *IEEE J. Solid-State Circuits*, vol. 51, no. 10, pp. 2345–2356, Oct. 2016.
- [10] T. Siriburanon et al., "A 2.2 GHz-242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture," *IEEE J. Solid-State Circuits*, vol. 51, no. 6, pp. 1385–1397, Jun. 2016.
- [11] X. Chen *et al.*, "A 486 μW all-digital Bluetooth low energy transmitter with ring oscillator based ADPLL for IoT applications," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Philadelphia, PA, USA, Jun. 2018, pp. 168–171.
- [12] H. Liu et al., "A 0.98 mW fractional-N ADPLL using 10 b isolated constant-slope DTC with FOM of -246 dB for IoT applications in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 246–248.
- [13] H. Liu *et al.*, "An ADPLL-centric Bluetooth low-energy transceiver with 2.3 mW interference-tolerant hybrid-loop receiver and 2.9 mW single-point polar transmitter in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 444–446.
- [14] H. Liu *et al.*, "A 265 μW fractional-N digital PLL with seamless automatic switching subsampling/sampling feedback path and dutycycled frequency-locked loop in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 256–258.

- [15] C.-C. Li, M. Yuan, C. Liao, Y. Lin, C. Chang, and R. B. Staszewski, "All-digital PLL for Bluetooth low energy using 32.768-kHz reference clock and ≤ 0.45-V supply," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3660–3671, Dec. 2018.
- [16] J. Kim *et al.*, "A 76 fs_{rms} jitter and -40 dBc integrated-phase-noise 28-to-31 GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 258–260.
- [17] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, "A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N²," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3253–3263, Dec. 2009.
- [18] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spur reduction techniques for phase-locked loops exploiting a subsampling phase detector," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1809–1821, Sep. 2010.
- [19] A. T. Naranayan *et al.*, "A fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of -250 dB," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1630–1640, Jul. 2016.
- [20] K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, "A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28 nm CMOS with 280 fs RMS jitter," *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1203–1213, May 2015.
- [21] Y.-H. Liu *et al.*, "An ultra-low power 1.7-2.7 GHz fractional-N subsampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS," in *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 5, pp. 1094–1105, May 2017.
- [22] F.-W. Kuo *et al.*, "A Bluetooth low-energy transceiver with 3.7-mW alldigital transmitter, 2.75-mW high-IF discrete-time receiver, and TX/RX switchable on-chip matching network," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1144–1162, Apr. 2017.
- [23] X. Gao, E. A. M. Klumperink, P. F. J. Geraedts, and B. Nauta, "Jitter analysis and a benchmarking figure-of-merit for phase-locked loops," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 2, pp. 117–121, Feb. 2009.
- [24] Y. Lee, S. Hyun, and C. Kim, "Current reuse cross-coupling CMOS VCO using the center-tapped transformer in LC tank for digitally controlled oscillator," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2008, pp. 549–552.
- [25] K. Kwok and H. C. Luong, "Ultra-low-voltage high-performance CMOS VCOs using transformer feedback," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 652–660, Mar. 2005.
- [26] M. T. Amin, J. Yin, P. Mak, and R. P. Martins, "A 0.07 mm² 2.2 mW 10 GHz current-reuse class-B/C hybrid VCO achieving 196-dBc/Hz FoM_A," *IEEE Microw. Wireless Compon. Lett.*, vol. 25, no. 7, pp. 457–459, Jul. 2015.
- [27] L. Fanori and P. Andreani, "Class-D CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3105–3119, Dec. 2013.
- [28] Y. Yoshihara, H. Majima, and R. Fujimoto, "A 0.171-mW, 2.4-GHz class-D VCO with dynamic supply voltage control," in *Proc. 40th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2014, pp. 339–342.
- [29] A. Mazzanti and A. Bevilacqua, "Second-order equivalent circuits for the design of doubly-tuned transformer matching networks," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 12, pp. 4157–4168, Dec. 2018.
- [30] M. Babaie and R. B. Staszewski, "A class-F CMOS oscillator," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3120–3133, Dec. 2013.
- [31] A. Bevilacqua, F. P. Pavan, C. Sandner, A. Gerosa, and A. Neviani, "Transformer-based dual-mode voltage-controlled oscillators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 4, pp. 293–297, Apr. 2007.
- [32] Y. Hu, T. Siriburanon, and R. B. Staszewski, "A low-flicker-noise 30-GHz class-F₂₃ oscillator in 28-nm CMOS using implicit resonance and explicit common-mode return path," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 1977–1987, Jul. 2018.
- [33] F. Wang and H. Wang, "A noise circulating oscillator," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 696–708, Mar. 2019.
- [34] A. Ismail and A. A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 1, Feb. 2003, pp. 98–99.
- [35] H.-P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully integrated switched-capacitor DC-DC converters," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2120–2131, Sep. 2011.

- [36] W. Wu *et al.*, "A 28-nm 75-fs_{rms} analog fractional-*N* sampling PLL with a highly linear DTC incorporating background DTC gain calibration and reference clock duty cycle correction," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1254–1265, May 2019.
- [37] J. Z. Ru, C. Palattella, P. Geraedts, E. Klumperink, and B. Nauta, "A high-linearity digital-to-time converter technique: Constant-slope charging," *IEEE J. Solid-State Circuits*, vol. 50, no. 6, pp. 1412–1423, Jun. 2015.
- [38] N. Pourmousavian, F. Kuo, T. Siriburanon, M. Babaie, and R. B. Staszewski, "A 0.5-V 1.6-mW 2.4-GHz fractional-N all-digital PLL for Bluetooth LE with PVT-insensitive TDC using switchedcapacitor doubler in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2572–2583, Sep. 2018.



Hongye Huang (S'16) was born in Guilin, China, in 1994. He received the B.Eng. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2016, and the M.Eng. degree from the Tokyo Institute of Technology, Tokyo, Japan, in 2018, where he is currently pursuing the Ph.D. degree.

His current research interests include mixed-signal integrated circuits and frequency synthesizers.



Hanli Liu (S'16–M'19) received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2013, the M.E. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2015, and the Ph.D. degree in physical electronics from the Tokyo Institute of Technology in 2018, with a focus on low-power transceivers for Internet-of-Things and low-power low-jitter frequency synthesizers.

He was an Intern with the Mixed-Signal IC Group, Toshiba Cooperate Research and Development Cen-

ter, Kawasaki, Japan, in 2017, where he was involved in studying digital phase-locked loop (PLL) architectures. He is currently with Samsung Semiconductor Inc., San Jose, CA, USA, where he is involved in the high-speed SERDES and high-performance PLL design. His research interests include ultra-low-power wireless transceivers for Bluetooth low-energy applications, low-power low-jitter digital PLLs, and ultra-low-jitter PLLs for 5G cellular.

Dr. Liu was a recipient of the Japanese Government (MEXT) Scholarship, the SSCS Predoctoral Achievement Award (2017–2018), and the Chinese Government Award for Outstanding Self-financed (non-government sponsored) Students Abroad in 2019. He serves as a Reviewer for the IEEE JOURNAL OF SOLID-STATE CIRCUITS, the IEEE SOLID-STATE CIRCUIT LETTERS, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I, and the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS.



Wei Deng (S'08–M'13–SM'17) received the B.S. and M.S. degrees from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2006 and 2009, respectively, and the Ph.D. degree from the Tokyo Institute of Technology, Tokyo, Japan, in 2013, all in electronic engineering.

From 2013 to 2014, he was a Post-Doctoral Researcher with the Tokyo Institute of Technology. From 2015 to 2019, he was with Apple Inc., Cupertino, CA, USA, working on radio frequency

(RF), mm-wave, and mixed-signal IC design for wireless transceivers and Apple A-series processors. Since 2019, he has been a Faculty Member with the Department of Microelectronics and Nanoelectronics, Institute of Microelectronics, Tsinghua University, Beijing, China. He has authored or coauthored over 60 IEEE journal and conference papers. He holds four issued U.S. patents. His research interests include RF, millimeter-wave (mmwave), terahertz, and mixed-signal integrated circuits and system for wireless communications, and radar and imaging systems.

Dr. Deng was a recipient of several national and international awards, including the China Youth Science and Technology Innovation Award, the IEEE SSCS Predoctoral Achievement Award, the Chinese Government Award for Outstanding Self-financed (non-government sponsored) Students Abroad, the Tejima Research Award, and the ASP-DAC Best Design Award. He currently serves as a Technical Program Committee Member of the IEEE Symposium on VLSI Circuits.



Teerachot Siriburanon (S'10–M'16) received the B.E. degree in telecommunications engineering from the Sirindhorn International Institute of Technology (SIIT), Thammasat University, Bangkok, Thailand, in 2010, and the M.E. and Ph.D. degrees in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2012 and 2016, respectively.

In 2016, he joined University College Dublin (UCD), Dublin, Ireland, as a Post-Doctoral Researcher under the Marie Skłodowska-Curie Individual Fellowship Program. Since 2019, he has

been an Assistant Professor with UCD. His research interests are CMOS wireless transceiver systems and clock/frequency generations for wireless and wireline communications.

Dr. Siriburanon was a recipient of the Japanese Government (MEXT) Scholarship, the Young Researcher Best Presentation Award at Thailand-Japan Microwave in 2013, the ASP-DAC Best Design Award in 2014 and 2015, the IEEE SSCS Student Travel Grant Award in 2014, the IEEE SSCS Predoctoral Achievement Award in 2016, and the Tejima Research Award in 2016. He has been a Guest Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I and serves as a Reviewer for the IEEE JOURNAL OF SOLID-STATE CIRCUITS.



Zheng Sun (S'17) received the B.S. degree in information engineering from Southeast University, Nanjing, China, in 2014, and the M.S. degree in information, production and systems engineering from Waseda University, Tokyo, Japan, in 2015. He is currently pursuing the Ph.D. degree in electrical and electronic engineering with the Tokyo Institute of Technology, Tokyo.

He is/was involved in low-power radio frequency (RF), mixed-signal, and digital phase-locked loop (PLL) designs. His current research interests

include transceivers for Bluetooth low energy, *LC*-VCO for Internet-of-Things applications, and harmonic suppression techniques for the power amplifier.



Jian Pang (M'19) received the B.E. and M.E. degrees from Southeast University, Nanjing, China, in 2012 and 2014, respectively. He is currently pursuing the Ph.D. degree in electrical and electronic engineering with the Tokyo Institute of Technology, Tokyo, Japan.

His main research interests include millimeter-wave CMOS wireless transceivers, 5G mobile systems, multiple-in and multiple-out (MIMO), and mixed-signal systems.

Mr. Pang was a recipient of the China Government Scholarship (CSC) in 2014, the IEEE SSCS Student Travel Grant Award in 2016, and the IEEE SSCS Predoctoral Achievement Award from 2018 to 2019.



Yun Wang received the B.S. and M.S. degrees from the University of Electronic Science and Technology of China, Chengdu, China, in 2011 and 2014, respectively, and the Ph.D. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2019.

He was an Intern with the Pohang University of Science and Technology, Pohang, South Korea, in 2013, and Device Technology Laboratories, NTT Corporation, Atsugi, Japan, in 2016. He is currently a Post-Doctoral Researcher with the Tokyo Insti-

tute of Technology. His research interests include CMOS radio frequency (RF)/millimeter-wave/terahertz transceiver systems, 5G mobile systems, phased-array transceiver, and low-phase-noise millimeter-wave frequency generation.

Dr. Wang was a recipient of the China Government Scholarship (CSC) in 2014 and the winner of IEICE Best Paper Award in 2018 and the Best Student Paper Award (First Place) at the 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). He serves as a Reviewer for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I.



Rui Wu (S'07–M'15) received the B.S. and M.S. degrees from the University of Electronic Science and Technology of China, Chengdu, China, in 2006 and 2009, respectively, and the Ph.D. degree from the Tokyo Institute of Technology, Tokyo, Japan, in 2015.

From 2015 to 2018, he was a Post-Doctoral Researcher with the Tokyo Institute of Technology. Since 2018, he has been a Full Professor with the National Key Laboratory of Microwave Imaging Technology, Institute of Electronics, Chinese Acad-

emy of Sciences, Beijing, China. His current research interests include radio frequency (RF)/millimeter-wave transceivers for radar and high data rate wireless communications.



Teruki Someya (S'16–M'18) received the B.S., M.S., and Ph.D. degrees in electrical and electronic engineering from The University of Tokyo, Tokyo, Japan, in 2013, 2015, and 2018, respectively.

He is currently a Researcher with the Tokyo Institute of Technology, Tokyo. His research interests include energy-efficient ultra-low power circuits for the Internet-of-Things (IoT) applications.



Atsushi Shirane (S'13–M'15) received the B.E. degree in electrical and electronic engineering and the M.E. and Ph.D. degrees in electronics and applied physics from the Tokyo Institute of Technology, Tokyo, Japan, in 2010, 2012, and 2015, respectively.

From 2015 to 2017, he was with Toshiba Corporation, Kawasaki, Japan, where he developed the 802.11ax Wireless LAN radio frequency (RF) transceiver. From 2017 to 2018, he was with Nidec Corporation, Kawasaki, where he researched on

intelligent motor with wireless communications. He is currently an Assistant Professor with the Department of Electrical and Electronic Engineering, Tokyo Institute of Technology. His current research interests include RF CMOS transceiver for the Internet of Things (IoT), 5G, and satellite communications.

Dr. Shirane is also a member of the IEEE Solid-State Circuits Society and the Institute of Electronics, Information and Communication Engineers (IEICE).



Kenichi Okada (S'99–M'03–SM'16) received the B.E., M.E., and Ph.D. degrees in communications and computer engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively.

In 2003, he joined the Tokyo Institute of Technology, Tokyo, Japan, as an Assistant Professor, where he is currently a Professor of electrical and electronic engineering. He has authored or coauthored more than 400 journal and conference articles. His current research interests include millimeter-wave CMOS

wireless transceivers for 20/28/39/60/77/79/100/300 GHz for 5G, WiGig, satellite and future wireless systems, digital phase-locked loop (PLL), synthesizable PLL, atomic clock, ultra-low-power wireless transceivers for Bluetooth Low-Energy, and sub-GHz applications.

Dr. Okada is/was a member of the Technical Program Committee of the IEEE International Solid-State Circuits Conference (ISSCC), the VLSI Circuits Symposium, and the European Solid-State Circuits Conference (ESS-CIRC). He is also a member of the Institute of Electronics, Information and Communication Engineers (IEICE), the Information Processing Society of Japan (IPSJ), and the Japan Society of Applied Physics (JSAP). From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science, Kyoto University. He was a recipient or co-recipient of the Ericsson Young Scientist Award in 2004, the A-SSCC Outstanding Design Award in 2006 and 2011, the ASP-DAC Special Feature Award in 2011, the Best Design Award in 2014 and 2015, the MEXT Young Scientists' Prize in 2011, the JSPS Prize in 2014, the Suematsu Yasuharu Award in 2015, the MEXT Prizes for Science and Technology in 2017, the RFIT Best Paper Award in 2017, the IEICE Best Paper Award in 2018, the RFIC Symposium Best Student Paper Award in 2019, the IEICE Achievement Award in 2019, and more than 40 other international and domestic awards. He is/was a Guest Editor and an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC) and a Distinguished Lecturer of the IEEE Solid-State Circuits Society (SSCS).