

Comments and Corrections

Correction to “An Energy-Efficient ECG Processor in 45-nm CMOS Using Statistical Error Compensation”

Rami A. Abdallah and Naresh R. Shanbhag

In the above paper [1, p. 2892], the references cited in columns 4, 5, and 6, in Table II ([25]–[27], respectively) and the technology node in column 5 (45-nm) are in error. Columns 4, 5, and 6, in Table II, should cite references [27]–[29], respectively, and the technology node in column 5 should be 130-nm.

REFERENCES

- [1] R. Abdallah and N. Shanbhag, “An energy-efficient ECG processor in 45-nm CMOS using statistical error compensation,” *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2882–2893, Nov. 2013.

Manuscript received February 21, 2016; accepted March 06, 2016. Date of publication April 21, 2016; date of current version June 09, 2016.

R. A. Abdallah is with the Wireless Connectivity Group, Broadcom Corp., Irvine, CA 92617 USA (e-mail: ramia@broadcom.com).

N. R. Shanbhag is with the Coordinated Science Laboratory and Electrical and Computer Engineering Department, University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA (e-mail: shanbhag@illinois.edu).

Digital Object Identifier 10.1109/JSSC.2016.2542116