

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



DECEMBER 2015

VOLUME 50

NUMBER 12

IJSCBC

(ISSN 0018-9200)

## SPECIAL ISSUE ON THE 2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

---

Introduction to the December Special Issue on the 2015 IEEE International Solid-State Circuits Conference .....	.....	M. Takamiya, J.-T. Wu, J. Rynnänen, K. Okada, and J. Kim	2799
ANALOG PAPERS			
A 60 V Auto-Zero and Chopper Operational Amplifier With 800 kHz Interleaved Clocks and Input Bias Current Trimming .....	.....	Y. Kusuda	2804
A 4-Phase 30–70 MHz Switching Frequency Buck Converter Using a Time-Based Compensator .....	.....	S. J. Kim, R. K. Nandwana, Q. Khan, R. C. N. Pilawa-Podgurski, and P. K. Hanumolu	2814
An Error-Based Controlled Single-Inductor 10-Output DC-DC Buck Converter With High Efficiency Under Light Load Using Adaptive Pulse Modulation .....	.....	M.-Y. Jung, S.-H. Park, J.-S. Bang, and G.-H. Cho	2825
A Q-Modulation Technique for Efficient Inductive Power Transmission ....	M. Kiani, B. Lee, P. Yeon, and M. Ghovanloo	2839	
A Light-Load-Efficient 11/1 Switched-Capacitor DC-DC Converter With 94.7% Efficiency While Delivering 100 mW at 3.3 V .....	H. Meyvaert, G. Villar Piqué, R. Karadi, H. J. Bergveld, and M. S. J. Steyaert	2849	
A 3-Phase Resonant Switched Capacitor Converter Delivering 7.7 W at 85% Efficiency Using 1.1 nH PCB Trace Inductors .....	C. Schaefer and J. T. Stauth	2861	
DATA CONVERTER PAPERS			
A 4.5 mW CT Self-Coupled $\Delta\Sigma$ Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation ..	.....	C.-Y. Ho, C. Liu, C.-L. Lo, H.-C. Tsai, T.-C. Wang, and Y.-H. Lin	2870
A Continuous-Time Sturdy-MASH $\Delta\Sigma$ Modulator in 28 nm CMOS .....	D.-Y. Yoon, S. Ho, and H.-S. Lee	2880	
A 14 b 35 MS/s SAR ADC Achieving 75 dB SNDR and 99 dB SFDR With Loop-Embedded Input Buffer in 40 nm CMOS .....	M. J. Kramer, E. Janssen, K. Doris, and B. Murmann	2891	
A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC .....	.....	Y. Lim and M. P. Flynn	2901
A 12b 250 MS/s Pipelined ADC With Virtual Ground Reference Buffers .....	H. H. Boo, D. S. Boning, and H.-S. Lee	2912	
A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS .....	.....	M. Brandolini, Y. J. Shin, K. Raviprakash, T. Wang, R. Wu, H. M. Geddada, Y.-J. Ko, Y. Ding, C.-S. Huang, W.-T. Shih, M.-H. Hsieh, W.-T. Chou, T. Li, A. Shrivastava, Y.-C. Chen, B. J.-J. Hung, G. Cusmai, J. Wu, M. M. Zhang, Y. Yao, G. Unruh, A. Venes, H. S. Huang, and C.-Y. Chen	2922

---

(Contents Continued on Back Cover)

RF PAPERS

A SiGe Terahertz Heterodyne Imaging Transmitter With 3.3 mW Radiated Power and Fully-Integrated Phase-Locked Loop .....	R. Han, C. Jiang, A. Mostajeran, M. Emadi, H. Aghasi, H. Sherry, A. Cathelin, and E. Afshari	2935
A Blocker-Tolerant Inductor-Less Wideband Receiver With Phase and Thermal Noise Cancellation .....	H. Wu, M. Mikhemar, D. Murphy, H. Darabi, and M.-C. F. Chang	2948
Sub-mW Current Re-Use Receiver Front-End for Wireless Sensor Network Applications .....	A. Selvakumar, M. Zargham, and A. Liscidini	2965
RF-Powered Transceiver With an Energy- and Spectral-Efficient IF-Based Quadrature Backscattering Transmitter .....	A. Shirane, Y. Fang, H. Tan, T. Ibe, H. Ito, N. Ishihara, and K. Masu	2975
A 3.5 GHz Digital Fractional-N PLL Frequency Synthesizer Based on Ring Oscillator Frequency-to-Digital Conversion ..	C. Weltin-Wu, G. Zhao, and I. Galton	2988

---

WIRELESS COMMUNICATION PAPERS

An In-Band Full-Duplex Radio Receiver With a Passive Vector Modulator Downmixer for Self-Interference Cancellation .....	D.-J. van den Broek, E. A. M. Klumperink, and B. Nauta	3003
Integrated Wideband Self-Interference Cancellation in the RF Domain for FDD and Full-Duplex Wireless .....	J. Zhou, T.-H. Chuang, T. Dinc, and H. Krishnaswamy	3015
Reconfigurable Receiver With Radio-Frequency Current-Mode Complex Signal Processing Supporting Carrier Aggregation .....	R. Chen and H. Hashemi	3032
Wideband Rapid Interferer Detector Exploiting Compressed Sampling With a Quadrature Analog-to-Information Converter .....	R. T. Yazicigil, T. Haque, M. R. Whalen, J. Yuan, J. Wright, and P. R. Kinget	3047
An Incremental-Charge-Based Digital Transmitter With Built-in Filtering .....	P. E. Paro Filho, M. Ingels, P. Wambacq, and J. Craninckx	3065
A 10 mW Bluetooth Low-Energy Transceiver With On-Chip Matching .....	J. Prummel, M. Papamichail, J. Willms, R. Todi, W. Aartsen, W. Kruiskamp, J. Haanstra, E. Opbroek, S. Rievers, P. Seesink, J. van Gorsel, H. Woering, and C. Smit	3077

---

WIRELINE COMMUNICATION PAPERS

A 28 Gb/s Multistandard Serial Link Transceiver for Backplane Applications in 28 nm CMOS .....	B. Zhang, K. Khanoyan, H. Hatamkhani, H. Tong, K. Hu, S. Fallahi, M. Abdul-Latif, K. Vakilian, I. Fujimori, and A. Brewster	3089
A 7 Gb/s Embedded Clock Transceiver for Energy Proportional Links .....	T. Anand, M. Talegaonkar, A. Elkholly, S. Saxena, A. Elshazly, and P. K. Hanumolur	3101
A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks .....	A. Rylyakov, J. E. Proesel, S. Rylov, B. G. Lee, J. F. Bulzacchelli, A. Ardey, B. Parker, M. Beakes, C. W. Baks, C. L. Schow, and M. Meghelli	3120
Hybrid NRZ/Multi-Tone Serial Data Transceiver for Multi-Drop Memory Interfaces .....	K. Gharibdoust, A. Tajalli, and Y. Leblebici	3133
A 25 Gb/s, 4.4 V-Swing, AC-Coupled Ring Modulator-Based WDM Transmitter with Wavelength Stabilization in 65 nm CMOS .....	H. Li, Z. Xuan, A. Titriku, C. Li, K. Yu, B. Wang, A. Shafik, N. Qi, Y. Liu, R. Ding, T. Baehr-Jones, M. Fiorentino, M. Hochberg, S. Palermo, and P. Y. Chiang	3145
Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers .....	A. Elkholly, M. Talegaonkar, T. Anand, and P. K. Hanumolur	3160

---