

# A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique

Wei Deng, *Member, IEEE*, Dongsheng Yang, *Student Member, IEEE*, Tomohiro Ueno, Teerachot Siriburanon, *Student Member, IEEE*, Satoshi Kondo, *Member, IEEE*, Kenichi Okada, *Member, IEEE*, and Akira Matsuzawa, *Fellow, IEEE*

**Abstract**—This paper presents a fully synthesizable phase-locked loop (PLL) based on injection locking, with an interpolative phase-coupled oscillator, a current output digital-to-analog converter (DAC), and a fine resolution digital varactor. All circuits that make up the PLL are designed and implemented using digital standard cells without any modification, and automatically Place-and-routed (P&R) by a digital design flow without any manual placement. Implemented in a 65 nm digital CMOS process, this work occupies only  $110 \mu\text{m} \times 60 \mu\text{m}$  layout area, which is the smallest PLL reported so far to the best knowledge of the authors. The measurement results show that this work achieves a 1.7 ps RMS jitter at 900 MHz output frequency while consuming 780  $\mu\text{W}$  DC power.

**Index Terms**—AD-PLL, CMOS, DAC, digital varactor, dual loop, edge injection, gated injection, injection-locking, logic synthesis, low jitter, low power, PLL, PVT, small area, standard cell, synthesizable.

## I. INTRODUCTION

AS CMOS technology scaling advances, traditional analog circuits have moved towards digital-intensive or all-digital designs during the past few years. While taking advantage of digital circuits in scaled CMOS technology, digital-intensive or all-digital designs still cannot be absorbed in advanced design automation used by digital VLSI circuits. This paper investigates a design methodology for analog circuits that is defined as synthesizable analog design. In this design method-

ology, all circuit building blocks are implemented in all-digital architecture and expressed in a hardware description language, which can then be synthesized from commercial standard-cell libraries and automatically P&R using EDA tools. Comparing to conventional pure analog or digital-intensive analog implementations, synthesizable analog implementations significantly shorten the design time and cost. Also, synthesizable architectures enhance portability and scalability of analog circuits for various applications and different design nodes, since the functionality of cells remains unaltered between different process nodes, or between different process technologies. In addition, design rules in deep submicron technology node become much more complex and only allow restricted forms of circuit layout [1], which degrades the productivity of conventional analog design whereas synthesizable analog design has the potential to circumvent such restrictions on circuit layout. Design methodology for synthesizable analog circuits can be applied to various applications including all-digital transmitter [2], all-digital PLLs [3]–[6], time-to-digital converter (TDC) [7] and analog-to-digital converter (ADC) [8].

While a number of fully synthesizable PLLs have been reported recently [3]–[6] there is still considerable room for improvement in terms of power consumption and chip area. Moreover, considerable amount of custom-designed cells are required in the previous synthesizable PLLs, which introduce additional design and P&R procedures [4], [5]. These additional design procedures leads to performance degradation in terms of portability, integration and scalability. In order to address the above mentioned issues, this paper presents a low-power and compact fully synthesizable PLL [9], which does not use any custom design but purely designed by using a foundry-provided standard-cell library by a standard digital design flow. Several circuit techniques are proposed to overcome issues resulting from fully synthesizing a PLL system.

This paper is organized as follows. Section II describes the PLL overall architecture and considerations. Section III presents the details of important building blocks. Section IV demonstrates experimental results of the proposed fully synthesizable PLL. Finally, conclusions are summarized in Section V.

Manuscript received April 30, 2014; revised July 19, 2014; accepted July 22, 2014. This work was supported in part by MIC, SCOPE, MEXT, STAR, STAR, and VDEC in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., and Mentor Graphics, Inc. Date of publication September 04, 2014; date of current version December 24, 2014. This paper was approved by Guest Editor Vivek De.

W. Deng, D. Yang, T. Siriburanon, K. Okada, and A. Matsuzawa are with the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo 152-8552, Japan (e-mail: deng@ssc.pe.titech.ac.jp).

T. Ueno was with the Department of Physical Electronics, Tokyo Institute of Technology, Japan, and is now with the Gunma R&D Center, ADVANTEST Corporation, Gunma 370-0718, Japan.

S. Kondo was with the Department of Physical Electronics, Tokyo Institute of Technology, Japan, and is now with the Corporate Research and Development Center, Toshiba Corporation, Tokyo 183-0043, Japan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2014.2348311




Fig. 1. Simplified diagram of conventional TDC-based all-digital PLL.




Fig. 2. Simplified diagram of the fully synthesized PLL.

## II. PLL ARCHITECTURE CONSIDERATION

All-digital PLLs, as shown in Fig. 1, are mostly TDC-based architecture [10]. While some all-digital PLLs [11] can be fully described in hardware description language (HDL), the layout designs, especially that of the digital-controlled oscillators (DCOs) and TDCs still has to be done by conventional custom layout drawing. This is because these critical building blocks are prone to layout uncertainty and impairment resulting from automatic P&R, which causes linearity degradation resulting in poor in-band and out-of-band phase noise in all-digital PLLs. To overcome this issue, authors in [5] proposes a plugin unit-cell technique but the additional procedures required in unit-cell design P&R negates any advantages promised by this method.

In this work, a fully synthesized PLL with a current output DAC and an interpolative phase-coupled oscillator based on standard digital library is presented. In comparison to the conventional works, the methodology presented in this paper requires neither any modifications in standard cell nor any manual layout steps. This PLL is based on injection-locking topology. Thus, TDC issues such as linearity and power-resolution trade-off can be avoided. Fig. 2 shows the simplified architecture of the proposed PLL. An interpolative-phase coupled oscillator incorporated in the design helps minimize output phase imbalance from automatic P&R, a current output DAC for reduces the power consumption and chip area, a standard-cell based varactor ensures fine resolution and a gated edge injection technique avoids issues related to injection-pulse width.

Different from conventional all-digital PLLs that adopt TDC for phase locking, feed-forward reference injection is adopted for phase locking in the design as illustrated in Fig. 3(a). A PLL suppresses the phase noise of a free-running oscillator only within its loop bandwidth, which is typically less than 0.1 times  $f_{ref}$  due to loop stability constrain. The limited loop bandwidth results in a poor in-band phase noise. On the other hand, the periodic phase alignment by injecting a clean reference to the oscillator makes use of the stable reference clock over a much wider




Fig. 3. (a) Phase locking and (b) frequency locking of the fully synthesized dual-loop IL-PLL.

bandwidth, thereby improving the suppression of free-running oscillator phase noise to obtain low in-band phase noise. Detailed phase noise analysis of this kind of edge injection locked oscillator was first performed in [12]. Further analysis by author in [13] reveals a 3 dB increase in high-frequency phase noise of the injection locked oscillator based on continuous time-domain approximation. In contrast, a different phase noise analysis method using discrete time-domain analysis is provided in [14] in which the phase noise expression is valid for any multiplication ratio  $N$ . Note that the single side band (SSB) phase noise power spectrum density (PSD)  $\mathcal{L}(f)_{free-running}$  of a free-running oscillator at frequency offset  $f$  is expressed as  $\sigma_p^2 N f_{ref} / (8\pi^2 f^2)$ , the SSB phase noise PSD  $\mathcal{L}(f)_{injection}$  of an edge injection locked oscillator is given as

$$\mathcal{L}(f)_{injection} = \mathcal{L}(f)_{free-running} \cdot \frac{2\pi^2(N-1)(2N-1)}{3f_{ref}^2 N^2} \cdot \frac{f^2}{1 + \left(\frac{f}{f_{inj}}\right)^2} \quad (1)$$

and the injection locking bandwidth  $f_{inj}$  is

$$f_{inj} = f_{ref} \cdot \frac{1}{\pi} \cdot \sqrt{\frac{1.5}{1 - \frac{1}{N}}} \quad (2)$$

where  $f_{ref}$  is the injection reference,  $N$  is the multiplication factor, and  $\sigma_p^2$  is variances of Gaussian random variables of phase errors.




Fig. 4. Conceptual diagram of phase noise characteristics.




Fig. 5. Block diagram of the proposed fully synthesizable PLL with a DAC and an interpolative phase coupled oscillator.

At high frequency offset, (1) can be approximated as

$$\begin{aligned} \mathcal{L}(f)_{\text{injection}} &= \mathcal{L}(f)_{\text{free-running}} \cdot \frac{2N-1}{N} \\ &\approx \mathcal{L}(f)_{\text{free-running}} \cdot 2. \end{aligned} \quad (3)$$

Several inspections can be observed from (2) and (3). First of all, at a high value of  $N$ ,  $f_{\text{inj}}$  is close to 0.4 times  $f_{\text{ref}}$ , which is much wider than PLL loop bandwidth. In addition, the phase noise of an edge-injection locked oscillator is approximately 3 dB higher than that of a free-running oscillator at high offset frequency.

It is necessary to point out that output phase noise due to the reference is increased by  $20 \log N$ . Fortunately, phase noise of

reference clocks usually is much better than the intrinsic oscillator noise over the entire frequency range of interest, which will not affect the overall performance. The detail is shown in Fig. 4.

As for the injection method, conventional pulse injection [15] imposes severe timing requirements on the injection-pulse width whereas the proposed edge injection does not have any strict demands on its injection-window width, which considerably simplifies timing design issues. Regarding the frequency locking, a dual-loop PLL architecture [16], [17] is employed and improved in this design to provide continuous tracking of voltage and temperature variations and avoid timing problems in the conventional injection-locked PLL, as shown in Fig. 3(b).




Fig. 6. Simplified diagram of synthesizable DCOs using (a) varactor, (b) varactor and path selection, and (c) varactor and DAC for frequency tuning.




Fig. 7. Block diagram of the interpolative phase-coupled oscillator.

Detailed block diagram of the proposed PLL with a DAC and an interpolative phase-coupled oscillator is given in Fig. 5. All circuits that make up the PLL, including the DAC and DCO, are implemented using digital standard cells in the automated design procedure. Oscillation frequencies of two oscillators are digitized by two 14 bit counters. A digital signed adder/subtractor with a dead-zone compares the digitized frequency with a predefined frequency control word (FCW) and generates frequency difference, which is then fed to a

digital loop filter consisting of a proportional path and an integral path. The designed loop filter bandwidth is around 800 kHz. The filter output determines whether to increase, decrease, or hold the DCO oscillation frequency. Considering that the oscillator oscillates from 0.39 to 1.41 GHz, a 14 bit frequency control scheme, which is composed of 4 bit coarse, 6 bit medium, and 4 bit fine tuning leads to an oscillator LSB resolution of 100 kHz. Such fine resolution helps to achieve low spur level [17].




Fig. 8. Block diagram of (a)(b)(c) DCO built by NAND gates and digital varactors, and (d) phase-coupled ring.

### III. CIRCUIT IMPLEMENTATION

#### A. Interpolative Phase-Coupled Oscillator

Conventional standard-cell based DCO, as shown in Fig. 6(a), adopts digital varactor [18] for frequency tuning. While benefiting from high linearity, this method suffers from large power consumption and limited resolution. A path-selection method in Fig. 6(b) is proposed as the coarse tuning in synthesized oscillators [19] for reducing power consumption. However, this method suffers from poor linearity. To maintain the control code

resolution and frequency linearity, the oscillator is designed to operate with a coarse tuning circuitry controlled by a DAC, a medium/fine tuning circuitry controlled by digital varactors, as shown in Fig. 6(c). The circuit will be revisited later for implementation details.

Recall that the PLL calibration system operates in three phases [17]. The first two phase are used upon start-up for compensating frequency offset between main and replica oscillators due to process variations at a certain temperature. The third calibration phase is continuously operating for tracking




Fig. 9. Simulated phase error in the case of the conventional and proposed oscillator.




Fig. 10. Conceptual diagram of (a) 1 bit, (b) 2 bit, and (c) 4 bit binary coding voltage-linear DAC.




Fig. 11. Conceptual diagram of the proposed current output DAC.

voltage and temperature variations. However, a frequency mismatch between the main and replica oscillator might also occur, since the frequency of two automatic P&R-ed oscillators do not change equally in temperature effect. Such a frequency mismatch is not compensated in the third calibration phase [17], and, thus, there will be an increase in phase error of the main oscillator under injection locking. In order to relax this issue, an interpolative phase-coupled oscillator is developed that has its roots in the concept presented in [20]. Fig. 7 illustrates the proposed oscillator architecture built by three 3-stage oscillators that is used in both main and replica VCOs. Fig. 8(a)–(c) show the block diagram of the separated DCO. Fig. 8(d) shows the block diagram of the interpolative phase coupled ring. The phase interpolator is constructed using two inverters. If the oscillator does not have the auxiliary ring, the phase of three oscillators are independent of each other. The auxiliary ring couples every main oscillator to ensure accurate oscillation phase. As a result of its internal feedback and feed-forward control by the coupled interpolators, the phase difference within the ring and between all adjacent rings will remain fixed with time, leading to balanced output phases.




Fig. 12. Block diagram of the proposed synthesizable DAC with a current-linear output.




Fig. 13. Simulated current consumption of the oscillator using the current-output DAC.

Simulation performed confirms the effectiveness of the proposed interpolative phase coupled oscillator. Assuming simulation conditions of a reference injection from a 200 MHz source, a multiplication ratio of 10, and 0.5% mismatch in free-running frequency, it can be observed in Fig. 9 that the maximum phase error is improved from 6% in the case of conventional 3-stage ring oscillator to 2.8% in the case of the proposed interpolative phase coupled oscillator, where the phase error is defined as deviation from its mean value in percentage.

### B. Current Output DAC

Basically, a DAC can be used to control the coarse tuning part of oscillator. If the control code of the DAC is changed, the oscillator frequency can be changed accordingly. DAC control has the added advantage of balancing the loading at each node. Fig. 10(a) shows a simple inverter which can be considered as a 1 bit voltage-output DAC. If  $D_0$  is 0, then the output voltage  $V_{out}$  becomes  $V_{DD}$ . Similarly, this concept can be extended to a 2 bit voltage-output DAC by voltage interpolation. If  $D_0D_1$  is 11, then  $V_{out}$  becomes 0. If  $D_0D_1$  is 10 or 01,  $V_{out}$  becomes  $V_{DD}/2$ , if  $D_0D_1$  is 00, then  $V_{out}$  becomes




Fig. 14. Comparison of (a) current consumption (b) frequency of the oscillator using the current-output DAC and voltage-output DAC when D4 connects to logic HIGH.




Fig. 15. (a) Equivalent circuit of the medium tuning capacitor and (b) Simulated medium tuning capacitance over V<sub>in</sub>.

V<sub>DD</sub>. By further extending this concept, a 4 bit DAC with binary coding can be designed as shown in Fig. 10(c). Thus an ideal voltage-linear DAC can be obtained by voltage interpolation. However, considering that the interpolative phase coupled




Fig. 16. (a) Test bench for the Miller effect sensitivity and (b) Simulated input capacitance against V<sub>in</sub> at various V<sub>out</sub>.




Fig. 17. (a) Equivalent circuit of fine tuning capacitor (b) conceptual diagram of time domain waveform of V<sub>out</sub> and V<sub>in</sub> indicating that a transient variation of V<sub>out</sub> can make a fine capacitance difference in C<sub>in</sub>.

oscillator is based on current-starving topology, a current-linear rather than voltage-linear DAC is desired.

In this design, an equivalent current-output DAC built entirely from standard CMOS NAND gates is proposed as the coarse tuning circuitry. The proposed implementation contributes to the reduction of the overall power consumption and chip area without sacrificing phase balance. Tri-state buffers/inverters [3]–[5] are not used since they are sometimes not included in standard-cell libraries. For easier understanding, Fig. 11 depicts a conceptual diagram of a 4 bit current output DAC constructed from five two-input NAND gates. The proposed DAC consists of a PMOS-current-source array and an NMOS current mirror. The PMOS-current-source array is built by driving one of the two NAND gate inputs by a digital control word and the other input by D4 and by connecting outputs of 4 NAND gates together. The NMOS current mirror is built by connecting one input of NAND gate to its output and the




Fig. 18. Simulated input capacitances against input voltage  $V_{in}$  and the resulting delay resolutions for the medium tuning and proposed fine tuning varactors.

other input connects to logic HIGH. As illustrated in Fig. 12, the proposed current output DAC is combined with a current starved ring oscillator using a NAND logic gate as its delay cell to form a digitally controlled oscillator.

Several simulations are performed to verify the effectiveness of the proposed current-output DAC. Fig. 13 plots simulated current consumption of the current starved oscillator using the proposed current-output DAC. Fig. 14 compares simulated current consumption and frequency of the oscillator using current-output and voltage-output DAC when D4 connects to logic HIGH respectively. It can be seen from these two graphs that the proposed current output DAC stands out as a better option in terms of oscillator frequency linearity. The simulated DAC power consumption is less than  $60 \mu\text{W}$ .

### C. Standard-Cell Based Varactor

In order to achieve better resolution for reducing spurs, a medium and fine-tuning circuitry using standard-cell based varactor are required. Conventionally, standard-cell based varactor [18] is built by using NAND or NOR gate. In medium tuning circuitry, digitally-controlled varactor using NAND logic gate is adopted for introducing a capacitance difference between two delay stages. As illustrated in Fig. 15(a), the marked NMOS transistor under different  $D_m$  produces this capacitance difference. In general, the finer resolution can be achieved by reducing size of the marked NMOS transistor or increasing size of logic gate in the previous stage. However, the transistor size is limited in standard-cell based design. To deal with this issue, an improved standard-cell based varactor is developed for the fine tuning circuitry.

Fig. 15(b) shows the simulated medium capacitance  $C_{\text{medium}}$  against  $V_{in}$  at different  $D_m$ . Interestingly but not surprisingly, the equivalent input capacitance  $C_{\text{medium}}$  increases due to the Miller effect, which happens around  $V_{in} = 0.4 \text{ V}$  for  $D_m = 1$ . To investigate the possibility of achieving finer resolution using the Miller effect, a test bench is adopted as shown in Fig. 16(a). Simulation results in Fig. 16(b) indicate that the Miller effect

sensitivity can be varied by varying  $V_{out}$ , which cannot be controlled directly. However, if a varactor is placed at the output node, as illustrated in Fig. 17, the capacitance difference will cause a transient variation of  $V_{out}$ , which in turn, changes the Miller effect sensitivity.

Based on this concept, the fine tuning circuitry is realized by another type of digitally controlled varactor using inverters and NAND gates. The digitally-controlled NAND gate introduces a capacitance difference at the inverter output node, which alters the rising and falling slopes thereby changing Miller effect sensitivity. Thus, the effective capacitance seen from the ring oscillator is also changed. This capacitance difference is used for the fine-tuning stage.

Fig. 18 shows input capacitances against input voltage  $V_{in}$  and the resulting delay resolutions for the medium tuning and proposed fine-tuning varactors. Digitally controlled varactor using NAND logic gates is adopted in the medium tuning circuitry providing a 4.8 ps delay resolution. As for the fine tuning circuitry, simulation results show that it achieves 0.4 ps delay resolution. It is known that the DCO non-monotonic response would introduce unlock phenomenon in the frequency-locked loop and increase spur level. While the monotonic characteristic of the medium tuning circuitry is studied in [18], the monotonic response of the proposed fine tuning circuitry is verified by the post-layout simulation. Fig. 19 shows that the simulated DNL ranges from  $-0.6$  to  $1.5$  LSB and the DCO frequency varies from 1.234 to 1.237 GHz, which proves the monotonic response of the synthesized DCO.

### D. Gated Edge Injection

Injecting a stream of narrow pulses to the oscillator is widely used to improve its jitter performance by resetting the oscillator at every reference cycle [15]. However, the injection pulse width requires an additional calibration to guarantee its robust operation over environmental variations, since excessively narrow pulse width causes a failure to lock or over-designed pulse width causes a strong periodical disturbance to oscillator






Fig. 19. Post-layout simulated (a) DNL and (b) DCO frequency against fine tuning code.

phase and amplitude degrading its deterministic jitter, as illustrated in Fig. 20. Conventional method uses a variable setting on the pulse generator for manually adjusting the injection pulse width, which inevitably lacks robust operation over process-voltage-temperature (PVT) variations. Performing background calibration on pulse injection technique necessitates severe timing design for injection pulse width, which is not feasible for synthesizable analog circuits.

As shown in Fig. 21, a gated edge injection technique is proposed to avoid the injection pulse width issue [21]. Assuming that the oscillator frequency is  $N$  times higher than the reference frequency, an inverted injection-window signal forces the oscillator to stop oscillation at the rising edge of the injection-window signal. Then, an injection signal with clean edge is forwarded to the oscillator, which replaces the noisy edge  $V_Y$  thus resetting the jitter accumulated for several cycles. Finally, the oscillator resumes normal operation after the falling edge of the injection-window signal with its phase aligned to the phase of injection signal. Comparing to the conventional pulse injection requiring severe timing design on the injection-pulse width, the proposed gated edge injection does not have strict demands on its injection-window width, which virtually eliminates the timing design issues. The whole phase replacement and alignment can be done in one reference cycle.

#### E. Design Procedure

Fig. 22 shows the design procedure using standard automated digital design flow. Gate-level Verilog netlists of DCO and DAC can be obtained directly from circuit schematics designed entirely from standard cell library. All other building blocks of the PLL are described by Verilog code, which can be used to generate gate-level netlists using commercially available logic syn-




Fig. 20. Block diagram and locking transient of the conventional pulse injection locking.




Fig. 21. Block diagram and locking transient of the proposed gated edge injection locking.

thesis tools such as Synopsys Design Compiler. Once all separated netlists including DCO and DAC are integrated to one netlist, the PLL layout can be directly obtained by using commercial P&R tools including Synopsys IC Compiler. During this step, the P&R tools assume that the whole PLL is a fully digital system and it might try to optimize the circuit by replacing/removing some of logic gates, or even changing the whole circuit while maintaining the identical digital functions. This optimization step might cause adverse effects in analog building blocks such as DCO and DAC. The adverse effects of optimization done by the EDA tool can be as insignificant as a slight degradation in performance or it can be serious enough to cause




Fig. 22. The design method for the proposed fully synthesizable PLL.




Fig. 23. Die microphoto.





Fig. 24. Measured phase noise characteristic at a carrier of 0.9 GHz.


a complete system failure. Thus, it is necessary to prevent the P&R tools from optimizing analog function building blocks.

#### IV. MEASUREMENT RESULTS

The proposed fully synthesizable PLL is fabricated in a 65 nm digital CMOS technology. Fig. 23 shows a micrograph of the PLL which occupies only  $110 \mu\text{m} \times 60 \mu\text{m}$  layout area. The phase noise is evaluated by using a signal source analyzer (Agilent E5052B) and the spectrum is measured by using a spectrum analyzer (Agilent E4407B). The measured frequency tuning range of the PLL is 0.39 to 1.41 GHz. At a 0.9 GHz output, the power consumption is  $780 \mu\text{W}$  excluding output




(a)



(b)

Fig. 25. Comparison of measured 2nd spur level between (a) conventional pulse injection and (b) edge injection at a multiplication factor of 6.



(b)

Fig. 26. Comparison of PLL with (a) the proposed fully synthesized layout and (b) hierarchical P&amp;R with separated DCO layout.

buffers from a 0.8 V power supply. Fig. 24 shows the measured phase noise at 0.9 GHz output using a 150 MHz reference clock. The phase noise in free-running mode is measured in the third calibration phase with reference injection disabled. Considering (1) and assuming a 150 MHz reference clock, multiplication factor of 6 and output frequency of 900 MHz the theoretical phase noise is obtained. It can be seen from Fig. 23 that there is approximately a 3 dB difference between measured and theoretical calculated results. The phase noise maps to a 1.7 ps jitter when integrated from 10 kHz to 40 MHz. All

TABLE I  
PERFORMANCE SUMMARY AND COMPARISON WITH STATE-OF-THE-ART SYNTHESIZED PLLS.

	This work	[3]	[5]	[4]
Freq. [GHz]	0.39-1.41	1.5-2.7	0.25-1.65	0.4-0.46
Ref. [MHz]	40-350	10	25	40.3
Power [mW]	0.78 @900 MHz	13.7 @2.5 GHz	3.1 @250MHz	2.1 @403MHz
Area [mm <sup>2</sup> ]	<b>0.0066</b>	0.042	0.032	0.1
Normalized Area	1	6.36	4.84	15.15
Integ. Jitter [ps]	1.7*	N.A.	30	N.A.
Jitter RMS [ps]	2.8	3.2	N.A.	13.3
FOM [dB]	<b>-236.5</b>	-218.6**	-205.5	-214**
CMOS Technology	65nm	65nm	28nm	65nm
W/ custom cells?	No	No	Yes	Yes
Topology	Injection locking	TDC-based	TDC-based	TDC-based

\*With a 150 MHz reference clock.

\*\*FOM is calculated based on RMS jitter.




Fig. 27. Performance comparison with state-of-the-art prior work.

the above-mentioned measurements were performed at room temperature.

In order to assist the evaluation of spur level in edge injection, an injection-locked PLL using pulse injection method is chosen for comparison. The pulse width is tunable to achieve optimum performance for fair comparison. It is observed in Fig. 25 that both two injection method demonstrate similar 1st reference spur, which is around  $-41$  dBc below the carrier. As for the 2nd reference spur at  $2 \times f_{ref}$ , the edge-injection PLL demonstrates  $-51$  dBc spur level, while the pulse injection PLL achieves  $-42$  dBc spur level. The reason is that the edge injection method introduces weaker periodical disturbance by replacing the oscillator noise edge.

Fig. 26(a) shows the fully synthesized layout of the whole PLL. On the other hand, Fig. 26(b) shows a different layout of

the PLL. In this case, sub-blocks including DCOs and logics are P&R separately as macros, and then connected together to build the whole PLL. As mentioned before, the fully synthesized PLL achieves 1.7 ps RMS jitter while consuming  $780 \mu\text{W}$  power resulting in an FOM of  $-236.5$  dB, where FOM is defined as  $10 \log[(\sigma_t/1\text{s})^2 \cdot (P_{DC}/1 \text{ mW})]$ ,  $\sigma_t$  is the integrated jitter, and  $P_{DC}$  is the DC power consumption. The hierarchically synthesized PLL achieves 2.32 ps RMS jitter while have  $640 \mu\text{W}$  power consumption resulting in an FOM of  $-234.6$  dB, at the same output frequency. The difference in power consumption and jitter can be explained as follows. The oscillator in the fully synthesized PLL suffers from more parasitic capacitances from automatic P&R, which leads to lower oscillation frequency compared to that in the hierarchical synthesized PLL for the same power budget. Thus, larger current is necessary for the os-

cillator in the fully synthesized PLL to obtain the same oscillation frequency, which contributes to achieve lower phase noise. While there are some differences in power consumption and jitter due to parasitic capacitances from automatic P&R, both fully synthesized and hierarchically synthesized PLLs achieve similar performance in terms of FOM, which demonstrates that the fully synthesized design does not degrade overall performance. On the other hand, it is necessary to point out that the output jitter performance might vary from one layout synthesis procedure to another, due to parasitic capacitances variation as mentioned before. DCO phase noise can be simulated. Then the jitter of the PLL can be calculated from (1)–(3). Basically, the overall jitter performance is mainly determined by the DCO phase noise, which can be improved by adding more capacitances and increasing driving current.

Table I compares the results for synthesizable PLLs of previous studies [3]–[5] and that of this study. The proposed work achieves the best performance in terms of power, jitter, and area compared to previous work even those implemented using advanced technology.

Fig. 27 shows a comparison between the proposed and other work in terms of performance–area trade-off. It can be clearly seen that the proposed fully synthesized PLL achieves the best performance–area trade-off in terms of FOM and area when compared to other approaches.

## V. CONCLUSION

To conclude, a fully synthesized PLL with a current output DAC and an interpolative-phase coupled oscillator based on standard digital library without any modification, which was designed using digital design flows, is presented in this paper. This design methodology significantly enhances productivity for all-digital PLLs. A standard cell based DAC is proposed to maintain frequency linearity and duty cycle balance. An interpolative-phase coupled oscillator is introduced to compensate the phase mismatch caused by automatic P&R. A gated edge injection technique is proposed to avoid the injection-pulse-width issue in conventional pulse injection-locking method.

## REFERENCES

- [1] B. H. Calhoun *et al.*, “Digital circuit design challenges and opportunities in the era of nanoscale CMOS,” *Proc. IEEE*, vol. 96, no. 2, pp. 343–365, Feb. 2008.
- [2] Y. Park and D. D. Wentzloff, “An all-digital 12 pJ/pulse IR-UWB transmitter synthesized from a standard cell library,” *IEEE J. Solid-State Circuits*, vol. 46, no. 5, pp. 1147–1157, May 2011.
- [3] Y. Park and D. D. Wentzloff, “An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS,” in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 2011, pp. 1–4.
- [4] M. Faisal and D. D. Wentzloff, “An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution,” in *Proc. IEEE Radio Frequency Integrated Circuits Symp. (RFIC)*, 2013, pp. 115–118.
- [5] W. Kim, J. Park, H. Park, and D.-K. Jeong, “Layout synthesis and loop parameter optimization of a low-jitter all-digital pixel clock generator,” *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 657–672, Mar. 2014.
- [6] R. Su, S. Lanzisera, and K. S. J. Pister, “A 2.6 ps RMS-period-jitter 900 MHz all-digital fractional-N PLL built with standard cells,” in *Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC)*, 2011, pp. 455–458.

- [7] Y. Park and D. D. Wentzloff, “A cyclic vernier TDC for ADPLLs synthesized from a standard cell library,” *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 58, no. 7, pp. 1511–1517, Jul. 2011.
- [8] S. Weaver, B. Hershberg, and U. Moon, “Digitally synthesized stochastic flash ADC using only standard digital cells,” *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 61, no. 1, pp. 84–91, Jan. 2014.
- [9] W. Deng *et al.*, “A 0.0066 mm<sup>2</sup> 780  $\mu$ W fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2014, pp. 266–267.
- [10] R. B. Staszewski *et al.*, “All-digital PLL and transmitter for mobile phones,” *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2469–2482, Dec. 2005.
- [11] C.-T. Wu, W.-C. Shen, W. Wang, and A.-Y. Wu, “A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm,” *IEEE Trans. Circuits Syst. II: Express Briefs*, vol. 57, no. 6, pp. 430–434, Jun. 2010.
- [12] Y. Sheng, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
- [13] S. L. J. Gierkink, “Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump,” *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2967–2976, Dec. 2008.
- [14] N. Da Dalt, “An analysis of phase noise in realigned VCOs,” *IEEE Trans. Circuits Syst. II: Express Briefs*, vol. 61, no. 3, pp. 143–147, Mar. 2014.
- [15] B. M. Helal, C.-M. Hsu, K. Johnson, and M. H. Perrott, “A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop,” *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1391–1400, May 2009.
- [16] W. Deng *et al.*, “A 0.022 mm<sup>2</sup> 970  $\mu$ W dual-loop injection-locked PLL with 243 dB FOM using synthesizable all-digital PVT calibration circuits,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2013, pp. 248–249.
- [17] A. Musa *et al.*, “A compact, low-power and low-jitter dual-loop injection locked PLL using all-digital PVT calibration,” *IEEE J. Solid-State Circuits*, vol. 49, no. 1, pp. 50–60, Jan. 2014.
- [18] P.-L. Chen, C.-C. Chung, and C.-Y. Lee, “A portable digitally controlled oscillator using novel varactors,” *IEEE Trans. Circuits Syst. II: Express Briefs*, vol. 52, no. 5, pp. 233–237, May 2005.
- [19] D. Sheng, C.-C. Chung, and C.-Y. Lee, “An ultra-low-power and portable digitally controlled oscillator for SoC applications,” *IEEE Trans. Circuits Syst. II: Express Briefs*, vol. 54, no. 11, pp. 954–958, Nov. 2007.
- [20] A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Doshio, “A design method and developments of a low-power and high-resolution multiphase generation system,” *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 831–843, Apr. 2008.
- [21] D. Park and S. Cho, “A 14.2 mW 2.55-to-3 GHz cascaded PLL with reference injection and 800 MHz Delta-Sigma modulator in 0.13 mm CMOS,” *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2989–2998, Dec. 2012.



**Wei Deng** (S’08–M’13) received the B.S. and M.S. degrees from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2006 and 2009, respectively, and the Ph.D degree from the Tokyo Institute of Technology, Tokyo, Japan, in 2013, all in electronic engineering.

From 2009 to 2012, he was a research assistant with Global COE Program at the Tokyo Institute of Technology. Currently, he is a researcher in the same university. His research interests include wireless transceivers, clock/frequency generation systems,

and data converters.

Dr. Deng has been the recipient of several national and international awards including the China Youth Science and Technology Innovation Award in 2011, the IEEE SSCS Predoctoral Achievement Award for 2012–2013, the Chinese Government Award for Outstanding Self-financed (non-government sponsored) Students Abroad in 2013, the Tejima Research Award in 2013, and the ASP-DAC Best Design Award in 2014.



**Dongsheng Yang** (S'13) received the B.E. degree in automation from Beijing Jiaotong University and M.E. degree in integrated circuit engineering from Tsinghua University, Beijing, China, in 2009 and 2012, respectively. He is currently working towards the Ph.D. degree in physical electronics at the Tokyo Institute of Technology, Tokyo, Japan.

His research interests include all-digital clock/frequency generation, and digital wireless communication systems.



**Tomohiro Ueno** received the B.E. and M.E. degrees in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2012 and 2014, respectively.

He is currently working for ADVANTEST Corporation, Gunma, Japan.



**Teerachot Siriburanon** (S'10) received the B.E. degree in telecommunications engineering from Sirindhorn International Institute of Technology (SIIT), Thammasat University, Thailand, and the M.E. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2010 and 2012, respectively. He is currently pursuing the Ph.D. degree in physical electronics at the Tokyo Institute of Technology.

His research interests are CMOS RF/millimeter-wave transceiver systems and clock/frequency generations for wireless and wireline communications.

Mr. Siriburanon has been the recipient of the Japanese Government (MEXT) Scholarship, the Young Researcher Best Presentation Award at Thailand-Japan Microwave in 2013, the ASP-DAC Best Design Award in 2014, and the IEEE SSCS Student Travel Grant Award (STGA) in 2014.



**Satoshi Kondo** (S'10–M'14) received the B.E. degree in electrical engineering from Gunma National College of Technology, Gunma, Japan, in 2012, and the M.E. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2014.

He joined the Corporate Research and Development Center, Toshiba Corporation, Kawasaki, Japan, in 2014. His current research includes CMOS RF circuit design and analog/digital PLL frequency synthesizers.



**Kenichi Okada** (S'99–M'03) received the B.E., M.E., and Ph.D. degrees in communications and computer engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively.

From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science at Kyoto University. From 2003 to 2007, he was an Assistant Professor with the Precision and Intelligence Laboratory, Tokyo Institute of Technology, Yokohama, Japan. Since 2007, he has been an Associate Professor in the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. He has authored or co-authored more than 300 journal and conference papers. His current research interests include reconfigurable RF CMOS circuits for millimeter-wave CMOS wireless frontends, cognitive radios, and low-voltage RF circuits.

Dr. Okada is a member of IEEE, the Institute of Electronics, Information and Communication Engineers (IEICE), the Information Processing Society of Japan (IPSJ), and the Japan Society of Applied Physics (JSAP). He received the Ericsson Young Scientist Award in 2004, the A-SSCC Outstanding Design Award in 2006 and 2011, the ASP-DAC Special Feature Award in 2011 and Best Design Award in 2014, JSPS Prize in 2014 and 35 international and domestic awards. He is a member of the ISSCC Technical Program Committee.



**Akira Matsuzawa** (M'88–SM'01–F'02) received B.S., M.S., and Ph.D. degrees in electronics engineering from Tohoku University, Sendai, Japan, in 1976, 1978, and 1997, respectively.

In 1978, he joined Matsushita Electric Industrial Co., Ltd. Since then, he has been working on research and development of analog and mixed-signal LSI technologies, ultra-high-speed ADCs, intelligent CMOS sensors, RF CMOS circuits, and digital read-channel technologies for DVD systems. From 1997 to 2003, he was a general manager of the Advanced LSI Technology Development Center. On April 2003, he joined Tokyo Institute of Technology where he is professor on physical electronics. Currently, he is researching in mixed-signal technologies, RF CMOS circuit design for SDR and high-speed data converters.

Dr. Matsuzawa served as the guest editor for the special issue on analog LSI technology of *IEICE Transactions on Electronics* in 1992, 1997, and 2003, the Vice-Program Chairman for the International Conference on Solid State Devices and Materials (SSDM) in 1999 and 2000, the guest editor for special issues of *IEEE TRANSACTIONS ON ELECTRON DEVICES*, the committee member for analog technology in ISSCC, the educational session chair of A-SSCC, the executive committee member of VLSI symposia, the IEEE SSCS elected Adcom, the IEEE SSCS Distinguished lecturer, the chapter chair of IEEE SSCS Japan Chapter, and the Vice President of the Japan Institution of Electronics Packaging. He received the IR100 award in 1983, the R&D100 award and the Remarkable Invention Award in 1994, and the ISSCC Evening Panel Award in 2003 and 2005. He has been an IEICE Fellow since 2010.