Comments and Corrections

Correction to "A Linearized, Low Phase Noise VCO Based 25 GHz PLL With Autonomic Biasing"

Bodhisatwa Sadhu, Mark A. Ferriss, Arun S. Natarajan, Soner Yaldiz, Jean-Olivier Plouchart, Alexander V. Rylyakov, Alberto Valdes-Garcia, Benjamin D. Parker, Aydin Babakhani, Scott Reynolds, Xin Li, Larry Pileggi, Ramesh Harjani, José A. Tierno, and Daniel Friedman

The authors had used a different variable, t_B , for the bias tuning knob in equation (3) as compared to $V_{g,bias}$ in the rest of the paper. Using the consistent variable, $V_{g,bias}$, for the bias tuning knob, the equation is revised to:

$$L\{\Delta f\} = f(A, I, f_0, k_B, V_{g, \text{bias}}) \tag{3}$$

where $f(\bullet)$ is a polynomial function, A is the carrier amplitude, I is the VCO current, f_0 is the oscillation frequency, k_B is the frequency tuning knob, and $V_{g,\text{bias}}$ is the bias tuning knob.

References

[1] B. Sadhu, M. Ferriss, A. Natarajan, S. Yaldiz, J.-O. Plouchart, A. Rylyakov, A. Valdes-Garcia, B. Parker, A. Babakhani, S. Reynolds, X. Li, L. Pileggi, R. Harjani, J. Tierno, and D. Friedman, "A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing," *IEEE J. Solid-State Circuits*, vol. 48, no. 5, pp. 1138–1150, May 2013.

Manuscript received May 14, 2013; accepted May 14, 2013. Date of current version May 22, 2013.

B. Sadhu is with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA (e-mail: sadhu@us.ibm.com)

M. A. Ferriss, A. S. Natarajan, J.-O. Plouchart, A. V. Rylyakov, A. Valdes-Garcia, B. D. Parker, S. Reynolds, J. A. Tierno, and D. Friedman are with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA.

S. Yaldiz is with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA, and also with Carnegie Mellon University, Pittsburgh, PA 15213 USA.

A. Babakhani is with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA and also with Rice University, Houston, TX 77251 USA.

X. Li and L. Pileggi are with Carnegie Mellon University, Pittsburgh, PA 15213 USA.

R. Harjani is with the University of Minnesota, Minneapolis, MN 55455 USA.

Digital Object Identifier 10.1109/JSSC.2013.2263875

Correction to "A 0.016 mm² 144-µW Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With >0.95-MHz GBW"

Zushu Yan, Pui-In Mak, Man-Kay Law, and R. P. Martins

In the above paper [1], the Patent [2] was cited in the description of Fig. 8, for a more general description about the utilization and advantages of the $G_{\rm ma}$ stage. However, [3] exhibits the circuit implementation of the $G_{\rm ma}$ stage (improved Ahuja compensation circuit), which, for that reason, should have been referenced for completeness, as well. The authors would like to thank Dr. U. Dasgupta for pointing out this missing information.

REFERENCES

- Z. Yan *et al.*, "A 0.016 mm² 144- μW three-stage amplifier capable of driving 1-to-15 nF capacitive load with >0.95-MHz GBW," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 527–540, Feb. 2013.
- [2] U. Dasgupta, "Ahuja Compensation Circuit for Operational Amplifiers," U.S. patent 7,646,247, Jan. 12, 2010.
- [3] U. Dasgupta, "Issues in "Ahuja" frequency compensation technique," in *Proc. IEEE Int. Symp. Radio-Frequency Integration Technology*, 2009, pp. 326–329.

Manuscript received March 13, 2013; accepted March 13, 2013. Date of publication April 30, 2013; date of current version May 22, 2013.

Z. Yan, P.-I. Mak, and M.-K. Law are with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China (e-mail: pimak@umac.mo).

R. P. Martins is with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China, and also with the Instituto Superior Técnico, TU of Lisbon, Lisbon, Portugal (e-mail: rmartins@umac.mo).

Digital Object Identifier 10.1109/JSSC.2013.2254553