

Ultra-Compact Silicon Photonic 512×512 25 GHz Arrayed Waveguide Grating Router

Stanley Cheung, Tiehui Su, Katsunari Okamoto, *Fellow, IEEE*, and S. J. B. Yoo, *Fellow, IEEE*

Abstract—This paper discusses design, fabrication, and characterization of a 512×512 arrayed waveguide grating router (AWGR) with a channel spacing of 25 GHz. The dimensions of the AWGR is $16 \text{ mm} \times 11 \text{ mm}$ and is fabricated on a 250 nm silicon-on-insulator platform. The measured channel crosstalk is approximately -4 dB without any compensation for the phase errors in the arrayed waveguides. The AWGR spectrum in the arrayed waveguide grating arms were characterized by using an optical vector network analyzer. Fabrication details of obtaining low loss silicon ridge waveguides are also discussed.

Index Terms—Integrated optical devices, waveguide filters, optical interconnects, data centers, wavelength-division-multiplexing (WDM).

I. INTRODUCTION

THERE has been extensive research on silicon photonics as a promising future technology to meet the demands of high-capacity, energy-efficient, and cost-effective on-chip communications [1], [2]. In most applications, it is widely recognized that wavelength-division-multiplexing (WDM) techniques are critical in achieving high aggregate bandwidth for optical communications [3], [4]. In the WDM scheme, multiple sources are modulated and encoded to carry optical signals [5], [6]. The data rate for each channel is limited by the modulations speed, however the total bandwidth is scaled by the wavelength number (channels) used in the optical communication system via the arrayed waveguide grating (AWG) [5], [7]. Typically the channel count (spectral resolution) of an AWG can be increased by increasing the interference order of the grating or the number of arrayed waveguides and so therefore, AWGs have been used not only for WDM applications, but optical sensing [8], [9] and optical spectrometers [10] as well. Significant work has been done to develop high-performance AWGs based on a number of various material platforms such as buried InP/InGaAsP ridge waveguides [3], [4], [11]–[13], silicon-on-insulator (SOI) ridge waveguides [14], SOI nanowires [15]–[19], silica-on-Si buried waveguides [20]–[22], polymer waveguides [23], and nano-core Si_3N_4 waveguides [5], [7], [24]. Silica AWGs have reached commercialization owing to its high performance; how-

Manuscript received October 15, 2013; revised December 4, 2013; accepted December 17, 2013. Date of publication December 23, 2013; date of current version February 21, 2014. This work was supported in part by the University of California, Davis.

S. Cheung, T. Su, and S. J. B. Yoo are with the Department of Electrical and Computer Engineering, University of California, Davis, CA 95616 USA (e-mail: stacheung@ucdavis.edu; tiesu@ucdavis.edu; sbyoo@ucdavis.edu).

K. Okamoto is with the Aidi Corporation, 305-0032 Ibaraki, Japan (e-mail: katsu@okamoto-lab.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSTQE.2013.2295879

TABLE I
BRIEF SURVEY OF STATE-OF-THE-ART HIGH RESOLUTION AWG

AWG Device Type	Channel spacing [GHz]	Channel number [#]	Bend radius [μm]	Channel cross talk [dB]
Si-Wire [10]	25	50	-	~ -7
Si-Wire [18]	100	4	-	~ -9
Si-Wire [16]	200	16	4	~ -9
Si-Rib [this work]	25	512	85	~ -4
Silica [21]	25	400	2000	~ -25
Silica PEG [34]	100	64	-	-32
Si-Rib [14]	100	40	400	-15
Si-Rib [35]	200	32	10	-18
Silica [36]	50	64	-	-31
InP/InGaAsP [4]	10	100	500	-17

ever, the bending radius is usually very large because of its low index-contrast ($\sim 1.5\%$) [25] compared to SOI ($>40\%$). For this reason, high density integration on a small footprint is problematic. SOI-nanowires have an ultra-high index contrast, which enable several tens of micron-scale bending radius to be implemented on-chip. However, the drawback of SOI-nanowires are the phase-errors that cause channel crosstalk degradation and on-chip losses. On the other hand, Dai *et al.* have demonstrated a low loss Si_3N_4 16 channel-200 GHz AWG with a reported loss of 0.03 dB/cm for a 2 mm bend radius, and we have demonstrated high-contrast 40 channel-100 GHz AWG based on silicon rib waveguides on SOI [26].

Aside from WDM communications, the unique wavelength routing characteristics of arrayed waveguide grating routers (AWGRs) have been proposed and demonstrated as a viable optical interconnect architecture for future high-performance-computing (HPC) due to its wavelength parallelism, dense interconnectivity, and all-to-all connectivity [27]–[31]. HPC architectures based on AWGR include LIONS (formally DOS) [32], Petabit, and IRIS [33] have shown that limiting factors that prevent such systems from being deployed on a large scale is the port count on a single AWGR [27].

In this work, we design, fabricate, and demonstrate a high port count 512×512 AWGR on a SOI material platform. First, we present AWGR based design parameters. Detailed fabrication steps are discussed to realize low-loss silicon waveguides followed by experiments. Table I shows the current state-of-the-art high resolution AWGs on various material platforms.

II. AWG FUNDAMENTAL CONCEPTS AND DESIGN

The theory of AWG can be found in [37]–[39] and is reviewed here to define parameters used in designs later in this paper. As Fig. 1 illustrates, the AWG consists of input and

output waveguides, two free-propagation slab regions, and arrayed waveguides where each neighboring waveguide have a constant path length difference of ΔL . The input light is launched into the first slab region from the left where the beam diffracts and excites the arrayed waveguides. After traveling through the arrayed waveguides, the light beam constructively interferes at a particular focal point in the second slab region. The location of the focal points depend on the signal wavelength λ_n due to the relative phase delay in each arrayed waveguide [37], [38].

After traversing the arrayed waveguide arms, the signal in each arm should theoretically acquire a constant linear phase increment from the adjacent waveguide by $\Delta L/\lambda$. The path length difference of two adjacent light beams in the arrayed waveguide arms must be an integer multiple of 2π for constructive interference at the output slab region location denoted as x . This interference condition is given by [37], [38]:

$$\begin{aligned} & \beta_s(\lambda_0) \left(f_1 - \frac{d_1 x_1}{2f_1} \right) + \beta_c(\lambda_0) [L_c + (i-1)\Delta L] \\ & + \beta_s(\lambda_0) \left(f + \frac{dx}{2f} \right) = \beta_s(\lambda_0) \left(f_1 + \frac{d_1 x_1}{2f_1} \right) \\ & + \beta_c(\lambda_0) [L_c + (i-1)\Delta L] + \beta_s(\lambda_0) \left(f - \frac{dx}{2f} \right) - 2m\pi \end{aligned} \quad (1)$$

where β_s is the propagation constant in the slab region, β_c is the propagation constant in the arrayed waveguide arms, λ_0 is the center wavelength, f is the radius of curvature in the slab region, L_c is the minimum length of the arrayed waveguide arm, and m is an integer. The phase matching condition can further be reduced as follows [38]:

$$\beta_s(\lambda_0) \frac{d_1 x_1}{f_1} - \beta_s(\lambda_0) \frac{dx}{f} + \beta_c(\lambda_0) \Delta L = 2m\pi. \quad (2)$$

The relationship between the light input position at x_1 and x is such that:

$$\frac{d_1 x_1}{f_1} = \frac{dx}{f} \quad (3)$$

when the phase term $\beta_c(\lambda_0)\Delta L = 2m\pi$ and the center wavelength:

$$\lambda_0 = \frac{n_c \Delta L}{m}. \quad (4)$$

Dispersion at each location of the second slab at x is found by differentiating (2) and results in the following [37]:

$$\frac{\Delta x}{\Delta \lambda} = -\frac{N_c f \Delta L}{n_s d \lambda_0} \quad (5)$$

where n_s is the effective index of the slab and $N_c = n_c - \lambda(dn_c/d\lambda)$ is the group index of the effective index of the arrayed waveguide arm. Similarly, the dispersion at the input side of the first slab region x_1 is given as [37]:

$$\frac{\Delta x_1}{\Delta \lambda} = -\frac{N_c f_1 \Delta L}{n_s d_1 \lambda_0}. \quad (6)$$




Fig. 1. Schematic of $N \times N$ AWGR operation [38].

The wavelength spacing at the input and output regions are as follows [37]:

$$\Delta \lambda_{\text{out}} = \frac{n_s d D \lambda_0}{N_c f \Delta L} \quad (7)$$

$$\Delta \lambda_{\text{in}} = \frac{n_s d_1 D_1 \lambda_0}{N_c f_1 \Delta L}. \quad (8)$$

As a result, the path length difference between the adjacent arrayed waveguide arms can be calculated as [37]:

$$\Delta L = \frac{n_s d D \lambda_0}{N_c f \Delta L}. \quad (9)$$

The free spectral range (FSR) of the AWG between the m th and $(m+1)$ th beams is thus:

$$X_{\text{FSR}} = x_m - x_{m+1} = \frac{\lambda_0 f}{n_s d}. \quad (10)$$

The amount of available wavelength channels can therefore be determined by dividing the FSR value by the output waveguide separation D and is given as [37], [38]:

$$N_{\text{ch}} = \frac{X_{\text{FSR}}}{D} = \frac{\lambda_0 f}{n_s d D}. \quad (11)$$

However, high-resolution AWGs on SOI require very long lengths such that any slight non-uniformity in the waveguide refractive index or dimension due to fabrication, will result in non-uniformity of the propagation constant for the different arms [22], [40], [41]. This in turn, induces non-uniform phase distortions at the output slab region known as phase errors. The phase errors cause de-focusing of a clean focal point at the output slab region and they are the main source of channel crosstalk [4], [16], [18], [42], [43].

The 512 × 512 25 GHz AWGR design is outlined in Table II above. The device structure uses a SOI layer structure with a 250 nm thick top silicon layer and a 2 μm buried oxide (BOX) which results in a total chip footprint of 11 mm × 16 mm. The input, output and arrayed waveguide gratings are partially etched with an etch depth of 100 nm. Fig. 2 illustrates the waveguide structure and optical mode field.

AWG design starts with the system parameters, including number of channels N_{ch} , center wavelength λ_0 , and channel

TABLE II
SUMMARY OF 512×512 AWGR DESIGN PARAMETERS

Design Parameters	Symbol	Design values
Number of channels	N_{ch}	512
Center wavelength	λ_0	1.55 μm
Channel spacing	$\Delta\lambda$	0.2 nm
Number of arms	N_{scr}	1200
Arrayed WG pitch	d	450 nm
Arrayed WG width	w	950 nm
Input WG pitch at slab region	D	450 nm
Input WG width at slab region	w_{in}	1.55 μm
Input/output WG width	W_c	3 μm
Path length difference	ΔL	6.011 μm
Grating order	m	11
AWG slab(lens) radius	f	2796.531 μm
Bend radius	R_{min}	85 μm
Waveguide height	RH	250 nm
Waveguide slab height	SH	150 nm
Buried oxide (BOX) height	BH	2 μm

*WG=waveguide.




Fig. 2. (a) SOI waveguide cross-section and associated parameters. (b) Half-field simulation of optical mode in arrayed waveguide arm.




Fig. 3. Simulated TE-polarized mode of a SOI ridge waveguide and associated effective index versus waveguide width versus sidewall angle from etching.

spacing $\Delta\lambda$. Based on the limits in SOI waveguide fabrication, we determine the waveguide height RH , waveguide slab height SH , BOX height BH , arrayed waveguide pitch d and input/output waveguide pitch D . Then, we calculate the path length difference ΔL and radius of curvature in the slab region f , using (9) and (11).

The optical mode simulations are performed with a full-vectorial-eigenmode solver that computes the complex propagation constant that includes the propagation loss associated




Fig. 4. (a) Mask layout of a single 512×512 25-GHz AWGR device. (b) Fabricated device on SOI with footprint of 11 mm \times 16 mm.

TABLE III
HBR PLASMA BASED TCP ETCH RECIPE

Step	Oxide etch step	Silicon etch step	Si overetch step
Pressure [mTorr]	13	12	80
TCP RF [watt]	200	300	100
Bias RF [watt]	40	150	150
Electrode gap [cm]	6	6	6
HBr [sccm]	0	150	100
CF ₄ [sccm]	100	0	0
He clamp [sccm]	4	4	4
Time [sec]	10	vary	10




Fig. 5. Generalized fabrication process flow for low-loss silicon waveguides. (a) Starting 6" SOI wafer, (b) DUV photoresist coating, (c) DUV lithography, (d) photoresist reflow, (e) waveguide RIE dry etch, and (f) DUV photoresist removal.

with radiation into the silicon substrate. Fig. 3 shows the simulated mode profiles that covers a range of widths that are used in the AWGR design. The simulations also examine the realistic case of effective index dependence on sidewall angle due to our plasma dry etching. This will be discussed in the fabrication section. Fig. 4 shows the waveguide mask




Fig. 6. De-multiplexing properties of 512×512 25 GHz AWGR (a) in *C*-band, (b) in *S*-band, and (c) in *L*-band.

layout of the 512×512 AWGR device alongside the fabricated chip. Comparing to orthogonal type layout, where bend radius is kept fixed and incremental lengths in the array are induced in the straight sections only, we use a “Smit” type layout so that the bends are also part of path length difference. Such design helps us reduce the device dimension for a high channel count AWGR.

III. FABRICATION

Fabrication begins with a 6'' SOI wafer from SOITEC which consists of a 250 nm thick top silicon layer and a $2 \mu\text{m}$ BOX. The wafer goes through initial RCA-1 and RCA-2 cleaning and is then coated with 900 nm of Rohm Haas UV210-0.6 photoresist, soft-baked at 130°C for 60 s and then exposed with a ASML DUV stepper using a 248 nm-KrF light source at $18 \text{ mJ}/\text{cm}^2$ with appropriate focus correction. The sample goes through a 130°C post-exposure bake for 1 min and then developed in Rohm Haas MF26A developer for 60 s at 20°C . In order to reduce the photoresist roughness due to the standing wave interference from the DUV exposure, we employ photoresist reflow at 156°C for 120 s on a hotplate. Next, a LAM TCP plasma etcher is used to etch the silicon with an optimized hydrogen bromide (HBr) recipe as shown in Table III. After plasma dry etching, the photoresist is removed using oxygen plasma at a pressure of 3.75 torr, RF power = 400 W at a chuck temperature of 250°C for 120 s. The wafer then goes through a complete RCA-1 and RCA-2 cleaning again. Finally, dry thermal oxidation is performed to further reduce sidewall roughness in a horizontal furnace at 1000°C . The wafers are then dipped in a HF : H_2O (1:25) solution to remove thermal oxidation. Next, the wafer is coated with a $1 \mu\text{m}$ thick low temperature LPCVD oxide, and the samples are then cleaved and the input and output facets are polished to a mirror finish for subsequent optical testing.

Fig. 5 shows the generalized fabrication flow discussed. Near isotropic etching was achieved by using a pure HBr etch which

reduces the passivation layer by exposing the silicon atoms to Br radicals [44], [45].

IV. EXPERIMENTAL RESULTS

The spectral response of the fabricated devices were characterized with an optical vector network analyzer (OVNA). The OVNA is capable of high spectral resolution and uses a continuously swept mode-hop-free laser to measure transmission intensity of the AWG [46]. We first evaluated the waveguide loss for a width of 750 nm based on the Fabry–Perot-loss equation [47], and it was determined to be 2.78 dB/cm. The waveguide loss is on the high side compared to e-beam-based resist (hydrogen silsesquioxane) fabrication which yields 0.92 ± 0.14 dB/cm [48]. However, the waveguide loss is low enough to observe the transfer function of various devices. The facet power reflection was determined to be 31% based on 3D-FDTD simulations. The estimated coupling loss at each facet is calculated to be 11.3 dB. Fig. 6 shows the measured spectrum across the 512 channels. The measured channel spacing is 25 GHz with an estimated channel cross-talk of approximately -4 dB. The measurement was done at input port #323, close to the center of all AWG inputs. We believe that the phase errors caused by accumulation of the non-uniformity in the effective refractive index in the arrayed waveguides due to fabrication tolerance is the source of major phase errors giving rise to the relatively high channel cross-talk [10], [18], [41]. We believe that channel cross-talk performance can be further improved by optimizing our fabrication process through oxide sidewall smoothing [49].

V. CROSSTALK VERSUS PHASE ERRORS

The challenge of high resolution and high channel count silicon photonic AWGRs is phase errors and resulting crosstalk. Especially in high contrast waveguides like silicon photonic waveguides, even a small amount of fabrication tolerance




Fig. 7. Simulation of the relation between phase errors and crosstalk characteristics.

induced by waveguide thickness or width variations will give rise to relatively large effective index variations and large phase errors compared to low contrast waveguides like doped silica waveguides [22], [37], [50]. Fig. 7 shows calculated passband spectra for various root-mean-square variations of the effective index δn . At $\delta n = 7.7 \times 10^{-5}$ (approximately 22 parts per million) the contrast of the passband has reduced to below 10 dB due to significant increase in crosstalk.

VI. CONCLUSION

This paper demonstrates the design, fabrication, and optical characterization of 512×512 SOI AWGR with 25 GHz channel spacing. The overall device footprint is $11 \text{ mm} \times 16 \text{ mm}$. We believe, this is the highest channel count SOI AWGR reported so far alongside with the highest resolution. The measured channel crosstalk was approximately -4 dB . Although the present device has high channel crosstalk, we believe this can be further

improved with optimized fabrication process to lower the phase errors derived from the waveguide sidewall roughness.

We have also presented a fabrication process to realize low-loss silicon waveguides with a measured loss value of 2.78 dB/cm for a silicon waveguide height and width of 250 nm and 750 nm respectively. With further improvement on high resolution and high channel-count AWGRs, chip-scale HPC systems can be realized.

REFERENCES

- [1] A. Liu, L. Liao, Y. Chetrit, J. Basak, H. Nguyen, D. Rubin, and M. Paniccia, "Wavelength division multiplexing based photonic integrated circuits on silicon-on-insulator platform," *IEEE J. Sel. Topics Quantum Electron.*, vol. 16, no. 1, pp. 23–32, Jan./Feb. 2010.
- [2] M. Asghari and A. V. Krishnamoorthy, "Silicon photonics: Energy-efficient communication," *Nat. Photon.*, vol. 5, pp. 268–270, May 2011.
- [3] F. M. Soares, J. H. Baek, N. K. Fontaine, X. Zhou, Y. Wang, R. P. Scott, J. P. Heritage, C. Junesand, S. Lourdudoss, K. Y. Liou, R. A. Hamm, W. Wang, B. Patel, S. Vatanapradit, L. A. Gruezeke, W. T. Tsang, and S. Yoo, "Monolithically integrated InP wafer-scale 100-channel times 10-GHz AWG and Michelson interferometers for 1-THz-bandwidth optical arbitrary waveform generation," in *Proc. 2010 Conf. Opt. Fiber Commun., Collocated Nat. Fiber Opt. Eng. Conf.*, 2010, pp. 1–3.
- [4] F. M. Soares, N. K. Fontaine, R. P. Scott, J. H. Baek, X. Zhou, T. Su, S. Cheung, Y. Wang, C. Junesand, S. Lourdudoss, K. Y. Liou, R. A. Hamm, W. Wang, B. Patel, L. A. Gruezeke, W. T. Tsang, J. P. Heritage, and S. J. B. Yoo, "Monolithic InP 100-channel X 10-GHz device for optical arbitrary waveform generation," *IEEE Photon. J.*, vol. 3, no. 6, pp. 975–985, Dec. 2011.
- [5] C. Long, C. R. Doerr, D. Po, and C. Young-kai, "Monolithic silicon chip with 10 modulator channels at 25 Gbps and 100-GHz spacing," *Opt. Exp.*, vol. 19, pp. B946–B951, Dec. 12, 2011.
- [6] Y. Hibino, "Photonic integration technologies for large-capacity telecommunication networks," *IEEE Photon. J.*, vol. 2, no. 2, pp. 269–272, Apr. 2010.
- [7] C. Long, C. R. Doerr, D. Po, and C. Young-kai, "Monolithic silicon chip with 10 modulator channels at 25 Gbps and 100-GHz spacing," in *Proc. 37th Eur. Conf. Exhib. Opt. Commun.*, 2011, pp. 1–3.
- [8] K. Kodate and Y. Komai, "Compact spectroscopic sensor using an arrayed waveguide grating," *J. Opt. A, Pure Appl. Opt.*, vol. 10, pp. 044011-1–044011-7, Apr. 2008.
- [9] Y. Komai, H. Nagano, K. Okamoto, and K. Kodate, "Compact spectroscopic sensor using a visible arrayed waveguide grating," *Jpn. J. Appl. Phys. I, Reg. Papers Brief Commun. Rev. Papers*, vol. 45, pp. 6742–6749, Aug. 2006.
- [10] P. Cheben, J. H. Schmid, A. Delage, A. Densmore, S. Janz, B. Lamontagne, J. Lapointe, E. Post, P. Waldron, and D. X. Xu, "A high-resolution silicon-on-insulator arrayed waveguide grating microspectrometer with submicrometer aperture waveguides," *Opt. Exp.*, vol. 15, pp. 2299–2306, Mar. 5, 2007.
- [11] J. H. Baek, F. M. Soares, S. W. Seo, W. Jiang, N. K. Fontaine, R. G. Broeke, J. Cao, F. Olsson, S. Lourdudoss, and S. Yoo, "10-GHz and 20-GHz channel spacing high-resolution AWGs on InP," *IEEE Photon. Technol. Lett.*, vol. 21, no. 5, pp. 298–300, Mar. 1, 2009.
- [12] W. Jiang, K. Okamoto, F. M. Soares, F. Olsson, S. Lourdudoss, and S. Yoo, "5 GHz channel spacing InP-based 32-channel arrayed-waveguide grating," in *Proc. Conf. Opt. Fiber Commun.*, 2009, pp. 1–3.
- [13] F. M. Soares, J. Wei, S. Sang-Woo, B. Jong Hwa, R. G. Broeke, C. Jing, F. Olsson, S. Lourdudoss, and S. J. B. Yoo, "20 GHz channel spacing InP-based arrayed waveguide grating," in *Proc. 33rd Eur. Conf. Exhib. Opt. Commun.*, 2007, pp. 1–2.
- [14] S. T. S. Cheung, B. Guan, S. S. Djordjevic, K. Okamoto, and S. J. B. Yoo, "Low-loss and high contrast silicon-on-insulator (SOI) arrayed waveguide grating," in *Proc. Conf. Lasers Electro-Opt.*, 2012, pp. 1–2.
- [15] T. Fukazawa, F. Ohno, and T. Baba, "Very compact arrayed-waveguide-grating demultiplexer using Si photonic wire waveguides," *Jpn. J. Appl. Phys. II, Lett. Exp. Lett.*, vol. 43, pp. L673–L675, May 15, 2004.
- [16] W. Bogaerts, P. Dumon, D. Van Thourhout, D. Taillaert, P. Jaenen, J. Wouters, S. Beckx, V. Wiaux, and R. G. Baets, "Compact wavelength-selective functions in silicon-on-insulator photonic wires," *IEEE J. Sel. Topics Quantum Electron.*, vol. 12, no. 6, pp. 1394–1401, Nov./Dec. 2006.

- [17] P. Dumon, W. Bogaerts, D. Van Thourhout, D. Taillaert, R. Baets, J. Wouters, S. Beckx, and P. Jaenen, "Compact wavelength router based on a silicon-on-insulator arrayed waveguide grating pigtailed to a fiber array," *Opt. Exp.*, vol. 14, pp. 664–669, Jan. 23, 2006.
- [18] S. Pathak, D. Van Thourhout, and W. Bogaerts, "Design trade-offs for silicon-on-insulator-based AWGs for (de)multiplexer applications," *Opt. Lett.*, vol. 38, pp. 2961–2964, Aug. 15, 2013.
- [19] S. Pathak, M. Vanslembrouck, P. Dumon, D. Van Thourhout, and W. Bogaerts, "Optimized silicon AWG with flattened spectral response using an MMI aperture," *J. Lightw. Technol.*, vol. 31, no. 1, pp. 87–93, Jan. 1, 2013.
- [20] Y. Hida, Y. Hibino, T. Kitoh, Y. Inoue, M. Itoh, T. Shibata, A. Sugita, and A. Himeno, "400-channel arrayed-waveguide grating with 25 GHz spacing using 1.5%-Delta waveguides on 6-inch Si wafer," *Electron. Lett.*, vol. 37, pp. 576–577, Apr. 26, 2001.
- [21] Y. Hida, Y. Hibino, T. Kitoh, Y. Inoue, M. Itoh, T. Shibata, A. Sugita, and A. Himeno, "400-channel 25-GHz spacing arrayed-waveguide grating covering a full range of C- and L-bands," in *Proc. Opt. Fiber Commun. Conf. Exhibit. Tech. Dig.*, 2001, vol. 3, WB2-1–WB2-3.
- [22] K. Okamoto, "Progress and technical challenge for planar waveguide devices: Silica and silicon waveguides," *Laser Photon. Rev.*, vol. 6, pp. 14–23, Jan. 2012.
- [23] Y. Bo, Z. Yunpeng, J. Yuqing, Y. Liu, S. Zhen, H. Sailing, and D. Daoxin, "Compact arrayed waveguide grating devices based on small SU-8 strip waveguides," *J. Lightw. Technol.*, vol. 29, no. 13, pp. 2009–2014, Jul. 1, 2011.
- [24] D. Dai, Z. Wang, J. F. Bauters, M. C. Tien, M. J. R. Heck, D. J. Blumenthal, and J. E. Bowers, "Low-loss Si₃N₄ arrayed-waveguide grating (de)multiplexer using nano-core optical waveguides," *Opt. Exp.*, vol. 19, pp. 14130–14136, Jul. 18, 2011.
- [25] Y. Hibino, H. Okazaki, Y. Hida, and Y. Ohmori, "Propagation loss characteristics of long silica-based optical waveguides on 5-inch Si-wafers," *Electron. Lett.*, vol. 29, pp. 1847–1848, Oct. 14, 1993.
- [26] S. T. S. Cheung, B. Guan, S. S. Djordjevic, K. Okamoto, and S. J. B. Yoo, "Low-loss and high contrast silicon-on-insulator (SOI) arrayed waveguide grating," in *Proc. Lasers Electro-Opt. Conf.*, 2012, pp. 1–2.
- [27] R. Proietti, C. J. Nitta, Y. Yin, R. Yu, S. J. B. Yoo, and V. Akella, "Scalable and distributed contention resolution in AWGR-based data center switches using RSOA-based optical mutual exclusion," *IEEE J. Sel. Topics Quantum Electron.*, vol. 19, no. 2, p. 3600111, Mar./Apr. 2013.
- [28] R. Proietti, Y. Yin, R. Yu, C. Nitta, V. Akella, and S. J. B. Yoo, "An all-optical token technique enabling a fully-distributed control plane in AWGR-based optical interconnects," *J. Lightw. Technol.*, vol. 31, no. 3, pp. 414–422, Feb. 1, 2013.
- [29] R. Proietti, Y. Yin, R. Yu, X. Ye, C. Nitta, V. Akella, and S. J. Ben Yoo, "All-optical physical layer NACK in AWGR-based optical interconnects," *IEEE Photon. Technol. Lett.*, vol. 24, no. 5, pp. 410–412, Mar. 1, 2012.
- [30] X. Ye, S. J. B. Yoo, and V. Akella, "AWGR-based optical topologies for scalable and efficient global communications in large-scale multi-processor systems," *J. Opt. Commun. Netw.*, vol. 4, pp. 651–662, Sep. 2012.
- [31] Y. Yin, R. Proietti, X. Ye, C. J. Nitta, V. Akella, and S. J. B. Yoo, "LIONS: An AWGR-based low-latency optical switch for high-performance computing and data centers," *IEEE J. Sel. Topics Quantum Electron.*, vol. 19, no. 2, p. 3600409, Mar./Apr. 2013.
- [32] X. Ye, Y. Yin, S. J. B. Yoo, P. Mejia, R. Proietti, and V. Akella, "DOS—A scalable optical switch for datacenters," in *Proc. 6th ACM/IEEE Symp. Architectures Netw. Commun. Syst.*, 2010, 1–12.
- [33] J. Gripp, J. E. Simsarian, J. D. LeGrange, P. Bernasconi, and D. T. Neilson, "Photonic terabit routers: The IRIS project," in *Proc. 2010 Conf. Opt. Fiber Commun., Collocated Nat. Fiber Opt. Eng. Conf.*, 2010, pp. 1–3.
- [34] S. Janz, A. Balakrishnan, S. Charbonneau, P. Cheben, M. Cloutier, A. Delage, K. Dossou, L. Erickson, M. Gao, P. A. Krug, B. Lamontagne, M. Packirisamy, M. Pearson, and D. X. Xu, "Planar waveguide echelle gratings in silica-on-silicon," *IEEE Photon. Technol. Lett.*, vol. 16, no. 2, pp. 503–505, Feb. 2004.
- [35] Q. Fang, T.-Y. Liow, J. F. Song, K. W. Ang, M. Bin Yu, G. Q. Lo, and D.-L. Kwong, "WDM multi-channel silicon photonic receiver with 320 Gbps data transmission capability," *Opt. Exp.*, vol. 18, pp. 5106–5113, Mar. 1, 2010.
- [36] S. Kamei, M. Ishii, A. Kaneko, T. Shibata, and M. Itoh, "N x N cyclic-frequency router with improved performance based on arrayed-waveguide grating," *J. Lightw. Technol.*, vol. 27, pp. 4097–4104, Sep. 15, 2009.
- [37] K. Okamoto, *Fundamental of Optical Waveguides*. Amsterdam, The Netherlands: Elsevier, 2006.
- [38] Y. Hibino, "Recent advances in high-density and large-scale AWG multi/demultiplexers with higher index-contrast silica-based PLCs," *IEEE J. Sel. Topics Quantum Electron.*, vol. 8, no. 6, pp. 1090–1101, Nov./Dec. 2002.
- [39] P. Munoz, D. Pastor, and J. Capmany, "Modeling and design of arrayed waveguide gratings," *J. Lightw. Technol.*, vol. 20, no. 4, pp. 661–674, Apr. 2002.
- [40] K. Okamoto, "Recent advancement in AWG technology," in *Proc. Opto-Electron. Commun. Conf.*, 2012, pp. 85–86.
- [41] K. Okamoto, "Recent progress of planar lightwave circuits," in *Proc. 2nd Int. Symp. Next-Generation Electron.*, 2013, pp. 14–16.
- [42] K. Maru, M. Okawa, K. Matsui, and H. Uetsuka, "Statistical analysis of correlated phase error in transmission characteristics of arrayed-waveguide gratings," *IEEE J. Sel. Topics Quantum Electron.*, vol. 8, no. 6, pp. 1142–1148, Nov./Dec. 2002.
- [43] P. Munoz, D. Pastor, J. Capmany, and S. Sales, "Analytical and numerical analysis of phase and amplitude errors in the performance of arrayed waveguide gratings," *IEEE J. Sel. Topics Quantum Electron.*, vol. 8, no. 6, pp. 1130–1141, Nov./Dec. 2002.
- [44] S. K. Selvaraja, W. Bogaerts, and D. Van Thourhout, "Loss reduction in silicon nanophotonic waveguide micro-bends through etch profile improvement," *Opt. Commun.*, vol. 284, pp. 2141–2144, Apr. 15, 2011.
- [45] S. K. Selvaraja, P. Jaenen, W. Bogaerts, D. Van Thourhout, P. Dumon, and R. Baets, "Fabrication of photonic wire and crystal circuits in silicon-on-insulator using 193-nm optical lithography," *J. Lightw. Technol.*, vol. 27, no. 18, pp. 4076–4083, Sep. 15, 2009.
- [46] D. K. Gifford, B. J. Soller, M. S. Wolfe, and M. E. Froggatt, "Optical vector network analyzer for single-scan measurements of loss, group delay, and polarization mode dispersion," *Appl. Opt.*, vol. 44, pp. 7282–7286, Dec. 1, 2005.
- [47] D. Hofstetter and R. L. Thornton, "Theory of loss measurements of Fabry-Perot resonators by Fourier analysis of the transmission spectra," *Opt. Lett.*, vol. 22, pp. 1831–1833, Dec. 15, 1997.
- [48] M. Gnan, S. Thoms, D. S. Macintyre, R. M. De La Rue, and M. Sorel, "Fabrication of low-loss photonic wires in silicon-on-insulator using hydrogen silsesquioxane electron-beam resist," *Electron. Lett.*, vol. 44, pp. 115–116, Jan. 17, 2008.
- [49] K. K. Lee, D. R. Lim, L. C. Kimerling, J. Shin, and F. Cerrina, "Fabrication of ultralow-loss Si/SiO₂ waveguides by roughness reduction," *Opt. Lett.*, vol. 26, pp. 1888–1890, Dec. 1, 2001.
- [50] K. Takada, Y. Inoue, H. Yamada, and M. Horiguchi, "Measurement of phase error distributions in silica-based arrayed-waveguide grating multiplexers by using Fourier transform spectroscopy," *Electron. Lett.*, vol. 30, pp. 1671–1672, 1994.

Stanley Cheung was born in Sacramento, CA, USA. He is currently working toward the Ph.D. degree in electrical engineering at the University of California, Davis, CA. His research interests include InP/InGaAsP semiconductor mode-locked lasers, silicon photonic integrated circuits, and hybrid Si/III–V active devices.

Tiehui Su is currently working toward the Ph.D. degree in electrical engineering at the University of California, Davis, CA, USA. His research interests include orbital angular momentum (OAM) and AWG devices on various material platforms.

Katsunari Okamoto (M'85–SM'98–F'03) was born in Hiroshima, Japan, on October 19, 1949. He received the B.S., M.S., and Ph.D. degrees in electronics engineering from the University of Tokyo, Tokyo, Japan, in 1972, 1974, and 1977, respectively. In 1977, he was with Ibaraki Electrical Communication Laboratory, Nippon Telegraph and Telephone Corporation (NTT), Ibaraki, Japan, and was engaged in research on transmission characteristics of multi-mode, dispersion-flattened single-mode single polarization (PANDA) fibers, and fiber-optic components. He proposed for the first time the dispersion-flattened fiber (DFF) and succeeded in the fabrication of DFF that had chromatic dispersion less than ± 1 ps/km/nm over a wide spectral range. From September 1982 to September 1983, he was a Guest Researcher with the Optical Fiber Group, Southampton University, Southampton, U.K., where he was engaged in research on birefringent optical fibers. From October 1987 to October 1988, he was an Associate Professor with the Research Center for Advanced Science and Technology (RCAST), University of Tokyo, with Dr. E. A. J. Marcatili from AT&T Bell Laboratories. He was a Guest Professor of the endowed chair at RCAST. They studied the influence of nonlinear optical effects on propagation characteristics of optical fibers. Along with research activities, they taught electromagnetic theory, optoelectronics, and fiber optics at the Electronics and Applied Physics Department. Since 1990, he has been working on the analysis and the synthesis of guided-wave devices and the computer-aided-design (CAD) and fabrication of silica-based planar lightwave circuits (PLCs) at Ibaraki R&D Center, NTT Photonics Laboratories. He developed a CAD tool based on the beam propagation method and a FEM waveguide and stress analyses. The design tool for arrayed waveguide grating (AWG) filter is widely utilized in the NTT Photonics Laboratory and its subsidiary company (NEL). He has developed a 256×256 star coupler, various kinds of AWGs, ranging from eight-channel 300-nm-spacing AWGs to 128-channel 25-GHz AWGs, flat spectral response AWGs, and integrated-optic reconfigurable add/drop multiplexers. Two hundred to fifty-gigahertz-spacing AWGs are now widely used in commercial WDM systems. In 2003, he started Okamoto Laboratory Ltd. Okamoto Laboratory is an R&D consulting company that deals with the custom design of optical fibers and functional planar lightwave circuits. Since July 2006, he has been a Professor of electrical and computer engineering at the University of California, Davis (UC Davis). He has published more than 220 papers in technical journals and international conferences. He authored and coauthored eight books including *Fundamentals of Optical Waveguides*. His research interests include passive and active photonics devices for high-performance all-optical networks. He is a member of the Optical Society of America and the Institute of Electronics, Information, and Communication Engineers of Japan.

S. J. Ben Yoo (S'82–M'84–SM'97–F'07) received the B.S. degree in electrical engineering (with Distinction), the M.S. degree in electrical engineering, and the Ph.D. degree in electrical engineering with a minor in physics, all from Stanford University, Stanford, CA, USA, in 1984, 1986, and 1991, respectively. He is the Director of Institute of Intelligent and Integrated Information Technology (I4 T) and Professor of Electrical Engineering at University of California at Davis (UC Davis), CA. His research at UC Davis includes high-performance optical switching systems, nanophotonic–electronic systems integration for next generation networking and computing systems. His recent demonstrations included CMOS photonic lattice filter systems, optical label switching routers scalable to 42 Petabit/sec aggregate capacity with 1000 times improvement in performance/power efficiency. Prior to joining UC Davis in 1999, he was a Senior Research Scientist at Bellcore, leading technical efforts in optical networking research and systems integration. His research activities at Bellcore included optical-label switching for the next-generation Internet, reconfigurable optical networks, wavelength interchanging cross connects, wavelength converters, vertical-cavity lasers, and high-speed modulators. He also participated in the advanced technology demonstration network/multiwavelength optical networking (ATD/MONET) systems integration, and a number of standardization activities. Prior to joining Bellcore in 1991, he conducted research on nonlinear optical processes in quantum wells, a four-wave-mixing study of relaxation mechanisms in dye molecules, and ultrafast diffusion-driven photodetectors at Stanford University. He served as an Associate Editor for IEEE PHOTONIC TECHNOLOGY LETTERS, Guest Editors for IEEE/OSA JOURNAL OF LIGHTWAVE TECHNOLOGY, IEEE JOURNAL OF SPECIAL TOPICS IN QUANTUM ELECTRONICS. He is Fellow of the IEEE, OSA, and NIAC, and a recipient of the DARPA Award for Sustained Excellence in 1997, the Bellcore CEO Award in 1998, the Mid-Career Research Faculty Award (UC Davis) in 2004, and the Senior Research Faculty Award (UC Davis) in 2011. Prof. Yoo is a Cochair of Photonics in Switching conference 2007, 2008, and 2010.