Detailed Derivation and Minimization of the Equivalent Parasitic Capacitances of a High-Voltage Multiplier Based on the Complete Model | IEEE Journals & Magazine | IEEE Xplore