# Single Event Effects Assessment of UltraScale+ MPSoC Systems Under Atmospheric Radiation

Dimitris Agiakatsikas<sup>®</sup>, Nikos Foutris<sup>®</sup>, Aitzan Sari<sup>®</sup>, Vasileios Vlagkoulis<sup>®</sup>, Ioanna Souvatzoglou<sup>®</sup>, Mihalis Psarakis<sup>®</sup>, *Member, IEEE*, Ruiqi Ye<sup>®</sup>, John Goodacre<sup>®</sup>, Mikel Luján<sup>®</sup>, Maria Kastriotou<sup>®</sup>, Carlo Cazzaniga<sup>®</sup>, and Chris Frost<sup>®</sup>, *Member, IEEE* 

Abstract—The AMD UltraScale+ XCZU9EG, a multiprocessor system-on-chip (MPSoC) with integrated programmable logic (PL), is vulnerable to the effects of atmospheric radiation due to its large SRAM count. This article explores the effectiveness of the MPSoC's embedded soft-error mitigation mechanisms through accelerated atmospheric-like neutron radiation testing and dependability analysis. We test the device on a broad range of workloads, such as multithreaded software for pose estimation and weather prediction and a software/hardware codesign image classification application running on the AMD deep-learning processing unit (DPU). We found that for a one-node MPSoC system in New York City at 40 k feet (e.g., avionics), software applications demonstrate a mean time to failure (MTTF) of over 121 months, evidencing effective upset recovery. However, specific workloads, such as the DPU, displayed an MTTF of 4 months, which is attributed to the high failure rate of its PL accelerator. Yet, we show the DPU's MTTF can be extended to 87 months with no extra overhead by ignoring the failure rate of tolerable errors since these do not affect the DPU results.

*Index Terms*—Multiprocessor system-on-chip (MPSoC) terrestrial applications, neutron radiation testing, single event effects (SEEs).

#### I. INTRODUCTION

ULTIPROCESSOR system-on-chip (MPSoC) devices with embedded field programmable gate array (FPGA)

Manuscript received 30 January 2023; revised 6 June 2023; accepted 29 August 2023. Experiments at the ISIS Neutron and Muon Source were supported by the beamtime allocation RB2000230 from the Science and Technology Facilities Council. This work was also supported in part by the University of Piraeus Research Center, in part by the EU Horizon 2020 EuroEXA 754337 grant, and in part by the UK EPSRC EnnCore EP/T026995/1 and RAIN Hub EP/W001128/1 projects. Luján is funded by a Royal Society Wolfson Fellowship and an Arm/RAEng Research Chair Award.) Associate Editor: Y. Dai. (Corresponding authors: Dimitris Agiakatsikas; Mihalis Psarakis.)

Dimitris Agiakatsikas, Aitzan Sari, Vasileios Vlagkoulis, Ioanna Souvatzoglou, and Mihalis Psarakis are with the Department of Informatics, University of Piraeus, 18534 Piraeus, Greece (e-mail: agiakatsikas@gmail.com; aitsar@unipi.gr; v.vlagkoulis@unipi.gr; isouvatz@unipi.gr; mpsarak@unipi.gr).

Nikos Foutris, Ruiqi Ye, John Goodacre, and Mikel Luján are with the Department of Computer Science, The University of Manchester, M13 9PL Manchester, U.K. (e-mail: nikos.foutris@manchester.ac.uk; ruiqi.ye@manchester.ac.uk; john.goodacre@manchester.ac.uk; Mikel.Lujan@manchester.ac.uk).

Maria Kastriotou, Carlo Cazzaniga, and Chris Frost are with the ISIS Facility, STFC, Rutherford Appleton Laboratory, OX110 QX Didcot, U.K. (e-mail: maria.kastriotou@stfc.ac.uk; carlo.cazzaniga@stfc.ac.uk; christopher. frost@stfc.ac.uk).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TR.2023.3312548.

Digital Object Identifier 10.1109/TR.2023.3312548

logic are extensively used across industries, such as avionics, automotive, and data centres due to their flexibility and efficiency. These devices integrate two subsystems into a single chip: the processing system (PS), which contains multiple processors and peripherals, and the programmable logic (PL), an FPGA that allows the implementation of application-specific hardware accelerators.

1

However, the reprogrammability of MPSoCs, a desirable feature for adaptability, also introduces vulnerability to single event effects (SEEs) caused by high-energy particles such as neutrons and electrons [1], [2], [3]. Radiation can lead to various types of SEEs [4], [5], resulting in permanent or temporary errors in MPSoCs. This article concentrates on neutron-induced single event upsets (SEUs), single event functional interrupts (SEFIs), and single-event latchups (SELs) for MPSoCs operating in earth's atmosphere. In terrestrial MPSoC applications, the most common type of SEEs is the neutron-induced SEU (NSEU) [6], except for specific areas like particle accelerators for high-energy physics or cancer radiation therapy [3], which also experience radiation effects due to other particles than neutrons, e.g., electrons [3]. NSEUs can introduce diverse failure modes ranging from *unresponsive* errors, for example, an operating system (OS) or program process crash to silent data corruption (SDC) errors [7].

MPSoC manufacturers incorporate various mitigation mechanisms into their devices to combat SEEs, especially for NSEUs. However, the effectiveness of these mechanisms under different environmental conditions and workloads is yet to be conclusively established. Our work examines this issue by conducting accelerated neutron radiation testing and dependability analysis on a popular MPSoC, the AMD UltraScale+ XCZU9EG. We evaluate this device under different workloads and environments, providing insights into its sensitivity to radiation-induced events and the performance of its embedded soft-error mitigation (SEM) mechanisms.

Compared to previous works that have performed accelerated radiation testing on the XCZU9EG [8], [9], [10], [11], we make the following contributions.

 The MPSoC is tested on a broader range of workloads that exhaustively exercise the device to reveal more accurate failures in time (FIT) rates than those reported in the literature. We evaluate the cross sections of singlethreaded software-only (SW-only) benchmarks that run bare to the metal and complex SW-only Linux-based

© 2023 The Authors. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/ multithreaded applications used in weather prediction and pose estimation algorithms. Finally, we irradiated a software–hardware (SW/HW) codesign application, specifically the AMD deep-learning processing unit (DPU) running image classification.

- 2) The measured cross sections of each application are examined under the lens of mean time to failure (MTTF) and average upset rate, assuming a one-node MPSoC system operating at sea level (e.g., automotive) or 40 k feet (airliner's avionics) as well as a 1000-node MPSoC system (e.g., data centre). This helps us understand how well the embedded SEM mechanisms of the XCZU9EG cope with radiation effects in various terrestrial environments, workloads, and device deployments.
- 3) We evaluate the MTTF of the MPSoC for workloads that are inherently resilient to errors.
- 4) A fine-grain cross-section characterization of the PS's Cortex-A53 processor caches and PL memories is provided. For example, we report cross sections of L1 data and L1 instruction caches, while previous works provide only their average cross section.

The rest of this article is organized as follows. Section II provides background on the effects of neutron radiation in ICs, and related work of previous accelerated radiation tests of the AMD UltraScale+ MPSoC. Section III outlines the experimental methodology, radiation test facility, and target boards we used during the experiments. Sections IV and V detail the experimental setup, methodology, and results of the MPSoC designs and applications we evaluated under accelerated neutron radiation testing. Section VI accesses the reliability of the applications in various environmental conditions and device deployments. Finally, Section VII concludes this article.

#### II. BACKGROUND AND RELATED WORK

In this section, we provide the necessary background to understand how atmospheric neutrons can reduce the reliability of MPSoC terrestrial applications. We also report results from previous works in atmospheric-like neutron radiation experiments for AMD 16 nm FinFET MPSoCs.

# A. AMD 16 nm FinFET XCZU9EG MPSoC

The AMD 16 nm FinFET XCZU9EG MPSoC is a computing platform that incorporates highly-reconfigurable processing elements to excel in many edge and cloud applications. As mentioned, the device integrates the following:

- 1) a PS that incorporates a quad-core Arm Cortex-A53 application processing unit (APU) running up to 1.5 GHz;
- 2) a dual-core Arm Cortex-R5F real-time processor;
- 3) an Arm Mali-400 MP2 graphics processing unit;
- 4) Kintex-7 PL.

The PS is the heart of the MPSoC, including on-chip memory (OCM), external memory interfaces, and a rich set of peripheral connectivity interfaces. The XCZU9EG features NSEU mitigation schemes in: 1) the PS, e.g., parity check and single-error correction double-error detection (SECDED) in the APU caches and the OCM, and 2) the PL configuration and application

memories via SECDED mechanisms and layout interleaving schemes to mitigate the effects of multibit upsets (MBUs).

# *B.* Cross-Section and Failure Rate of Digital Integrated Circuits (ICs)

ICs operating in high-dependability systems are typically assessed through accelerated radiation experiments to characterize their resilience to highly-energized particles, such as neutrons. This assessment involves calculating two key metrics: the static cross section, which indicates the likelihood of an SEE when a particle collides with the semiconductor material, and the dynamic cross section, which represents the probability of application errors for a given particle fluence [4], [5]. The dynamic cross section is evaluated because not all radiation effects cause an observable error or a system crash in an MPSoC application [12]. For example, a configuration upset in an unused look up table (LUT) of the PL will probably not affect the operation of a hardware accelerator [13].

Once one characterizes a target device's cross sections, it is easy to calculate its expected soft error rate (e.g., configuration memory upset) and application (e.g., SDC) error rate for a given particle flux [4]. Error rates are typically reported in FIT. To predict the reliability of such systems in terms of mean time to upset (MTTU) or MTTF, simple conversions from error rates are used [4].

# *C.* Neutron-Induced Failures in MPSoC-Based Terrestrial Applications

Fortunately, most MPSoC terrestrial applications would not experience failures due to atmospheric neutron radiation. The sensitivity per device to NSEUs is extremely low [1]. However, the radiation effects increase dramatically when MPSoCs are used on large-scale applications (e.g., data centres) or when operating in high altitude (e.g., airliner's avionics). Specifically, the rate of NSEU increases for the following reasons.

1) Number of Utilized Devices in the Application Increase: Deploying large-scale data centre applications on hundreds of thousands of MPSoCs, collectively increases the total susceptibility of radiation-induced errors over all utilized devices in the system. In other words, if the FIT rate of one ICs is X, the overall FIT rate of a system incorporating N such ICs will be  $FIT_{overall} = X \times N$ . In [1], the authors estimated that the MTTF due to neutron-induced errors on a hypothetical one-hundred-thousand-node FPGA system in Denver, Colorado, would be 0.5 to 11 days depending on the workload. Indeed, projections from technology evolution roadmaps indicate that the MTTF of data centre computing systems may reach a few minutes [14]. Given that the demand for FPGAs in cloud and data centre facilities will increase in the upcoming decade, and the likelihood of NSEU-related failures may become a significant problem [15].

2) Device Operates at High Altitudes: The neutron flux at a flight path (e.g., avionics) above 60 deg latitude at 40 k feet altitude is approximately 500 times larger than NYC sea level [16]. As we show in Section VI, the average upset rate (i.e., MTTU) of PL memories in an XCZU9EG MPSoC at NYC sea level is

75 years when using the static cross sections measured in this work. However, using the same device at 60 deg latitude and 40 k feet altitude will increase the upset rate of the memories to one upset per 1.8 months. As mentioned, not all upsets will lead to an error since practical designs commonly do not utilize 100% of their resources, and some upsets are logically masked during circuit operation [7], [12], [13]. Nevertheless, given the tens of thousands of flights per day, the possibility of an SRAM cell upset impacting the safety of a flight is high if the necessary SEM schemes on the MPSoC design are not in place.

# D. Characterization of the AMD XCZU9EG MPSoC Under Acceleated Atmosperic-Like Radiation Testing

Previous works have tested the AMD XCZU9EG MPSoC with highly-energy (≥10 MeV) neutron and 64 MeV monoenergetic proton accelerated radiation experiments. A 64 MeV monoenergetic protons source approximates the atmospheric neutrons spectrum well and has a lower beamtime cost than neutron beam [17]. However, highly-energy neutrons model more precisely the atmospheric radiation environment and are generally preferred for characterizing the cross section of ICs.

AMD characterized the XCZU9EG MPSoC under neutron at Los Alamos Neutron Science Center (LANSCE) weapons neutron research facility and monoenergetic-protons at Crocker Nuclear Laboratory [17]. The PS and PL components of the XCZU9EG were exercised with the Xilinx proprietary system validation tool [17], which executed hundreds of tests per second, resulting in high test coverage. The authors concluded that the configuration RAM (CRAM) and Block-RAM (BRAM) static cross section per bit of the XCZU9EG was reduced by 20x and 16X, respectively, compared to the AMD Kintex-7 FPGA that uses 28 nm TSMC's HKMG process technology. In terms of MBUs, 99.99% of the events were correctable due to the interleaving layout of the MPSoC. The PS was very reliable, with an overall 1 FIT calculated by projecting the measured cross sections during the radiation tests to the neutron flux of NYC at sea level. Interestingly, no unrecoverable event in the PS's SRAM structures was reported. All accelerated radiation tests conducted by AMD are officially reported in their UG116 device reliability user guide [9].

Johanson et al. [10] performed neutron radiation experiments on the XCZU9EG MPSoC at ChipIR. The authors instantiated the AMD SEM IP [18] to collect and postanalyze reports regarding upsets in the device's configuration memory. The BRAMs were initialized with predefined patterns and compared with a golden reference to detect application memory upsets.

The most comprehensive accelerated neutron radiation testing results for the XCZU9EG have been reported in [19] and [11] by the *Configurable Computing Laboratory* of Brigham Young University (BYU). Specifically, Anderson et al. conducted neutron radiation experiments at LANSCE facility to characterize the NSEU cross sections of the following:

- 1) PL memories (i.e., CRAM and BRAM);
- baremetal single-threaded and Linux-based multithreaded benchmarks running on the APU (each core run a Dhrystone benchmark—see Lnx/Dhr in Table I);

TABLE I SUMMARY OF ACCELERATED ATMOSPHERIC-LIKE RADIATION EXPERIMENTS FOR THE AMD XCZU9EG MPSoC

	1	1	1	C		
			Cross section			
Ref. Source		Fluence	PL		PS	
			[cm <sup>2</sup> /bit]		[cm <sup>2</sup> /device]	
		[n/cm <sup>2</sup> ]	CRAM	BRAM		
[8]	p (64 MeV)	1.00E+11	3.30E-16	1.10E-15	6.60E-11	
[8]	n (≥10MeV)	1.00E+11	3.40E-16	1.10E-15	5.40E-11	
[9]	n (≥10MeV)	-	2.67E-16	8.82E-16	-	
[10]	n (≥10MeV)	1.00E+10	1.10E-16	4.10E-16	-	
[11]	n (≥10MeV)	3.00E+11 <sup>⊛</sup>	2.52E-16	3.02E-15	See $*$ and $*$	

\*Only for CRAM. For the fluence of BRAM and PS-related tests, see [11] \*Cross section [cm<sup>2</sup>]: AES:7.66E–11, MxM: 2.70E–11, Lnx/Dhr: 3.95E–12 \*Cross section [cm<sup>2</sup>/bit]: OCM:1.47E–16, Caches: 1.5E–15

#### 3) APU memories (i.e., OCM and caches).

Notably, the authors did not identify any SDC or processor hang errors during the tests of the APU benchmarks but stated that more beamtime (i.e., fluence) might have been required to obtain statistically significant results [11]. Lee et al. [4] from the same group characterized the SEL cross section of the XCZU9EG MPSoC under neutrons at LANSCE. The authors tested a technique to detect and recover SELs by monitoring the power management bus (PMBus) interfaced power regulators of the ZCU102 board that hosted the device. SELs were observed on the device's VCCAUX and the core supply VCCINT power rails, which were successfully detected and recovered by power cycling the device [19].

Table I summarizes the PS and PL cross sections of the XCZU9EG MPSoC collected by accelerated atmospheric-like radiation tests. Please note that although the authors in [11] did not observe any SDC or crash during the software tests, they calculated the cross sections by assuming a single error. This is why the dynamic cross sections for AES, MxM, and Lnx/Dhr in Table I are not zero even though no errors were observed. Also, note that [17] does not provide a detailed characterization of the PS, e.g., SDC or cache cross sections, as is done in [11] and this work.

As mentioned, except for the detailed NSEU characterization of the embedded memories of the PS and PL, this article also studies the behavior of complex SW-only and SW/HW applications under the presence of NSEUs to analyze:

- the reliability of UltraScale+ MPSoC-based systems at the application level in terrestrial environments;
- the effectiveness of the SEM approaches embedded in the UltraScale+ devices;
- the reliability of emerging error resilient applications, e.g., deep neural network (DNN) inference or pose estimation.

#### **III. EXPERIMENTS OVERVIEW**

## A. Experimental Methodology Overview

It is challenging to perform accelerated radiation testing on a complex computing platform like the XCZU9EG MPSoC as it contains multiple components, each affecting the application differently. To overcome the mentioned challenge, we executed a bottom-up experimental methodology. Initially, we tested the PL and PS parts of the device separately and then gradually moved to experiments that tested the PS and PL parts in cooperation. Specifically, we first conducted some basic tests to measure the baseline NSEU and SEFI [4] cross sections of all PL memories and to evaluate the SDC and crash (i.e., processor hung) cross section of SW-only single-threaded baremetal benchmarks. After the basic tests, we moved to access higher complexity applications. In detail, we evaluated the SDC and crash cross sections of several multithreaded SW-only high-performance computing applications and one popular SW/HW codesign for DNN acceleration.

In summary, we performed accelerated neutron radiation testing on the following applications.

1) Basic tests:

- a) An HW-only PL synthetic benchmark that utilizes 100% of the device's PL resources [20].
- b) Several SW-only single-threaded baremetal benchmarks, each one having a different computational and memory footprint.
- 2) Complex tests:
  - a) Two complex SW-only multithreaded applications running under Linux OS. Specifically:
    - i) LFRiC, which is a compute-intensive kernel for weather and climate prediction [21].
    - ii) Semidirect monocular visual odometry (SVO), which is used in automotive and robotic systems for pose estimation [22].
  - b) One SW/HW multithreaded codesign application running under Linux OS. Specifically, the AMD Vitis DPU [23], which is a popular convolution neural network (CNN) accelerator.

### B. Radiation Test Facility

We performed the radiation tests at ChipIr at the Rutherford Appleton Laboratory in Oxfordshire, U.K. ChipIR is designed to deliver a neutron spectrum as similar as possible to the atmospheric one to test radiation effects on electronic components and devices [24], [25]. The ISIS accelerator provides a proton beam of 800 MeV at 40  $\mu$ A at a frequency of 10 Hz, impinging on the tungsten target of its target station 2, where ChipIr is located. The spallation neutrons produced illuminate a secondary scatterer, which optimizes the atmospheric-like neutron spectrum arriving at ChipIr with an acceleration factor of up to  $10^9$  for ground-level applications. With a frequency of 10 Hz, the beam pulses consist of two 70 ns wide bunches separated by 360 ns. The beam fluence at the position of the target device was continuously monitored by a silicon diode, while the average flux of neutrons above 10 MeV during the experimental campaign was  $5.6 \times 10^6$  neutrons/cm<sup>2</sup>/seconds. The beam size was set through the two sets of the ChipIr jaws to 7 cm  $\times$  7 cm. Irradiation was performed at room temperature. Fig. 1 depicts the target boards we irradiated at ChipIr.

The cross section calculations in this work assume a Poisson distribution of the NSEUs, a confidence level of 95%, and 10% uncertainty on the measured fluence.



Fig. 1. Neutron beam experiment at the ChipIr facility of RAL, U.K. (a) Modified ZCU102 board with its voltage rails (0.85 V, 1V2, 1V8, and 3V3) powered by an external multichannel PSU. (b) Unmodified ZCU102 board, which uses its onboard voltage regulators.

#### C. Target Boards

We conducted the radiation experiments on two AMD ZCU102 evaluation boards (revision 1.1), each hosting the XCZU9EG chip. One board was modified to protect it from SELs by disconnecting a few onboard switching voltage regulators and powering it with an external multichannel power supply unit (PSU). The second board was not modified.

1) Modified ZCU102 Board: Previous neutron radiation experiments on a ZCU102 board (revision—engineering sample 1) showed that some onboard voltage regulators are vulnerable to high-current events [19]. To protect the board from these anticipated events, we adopted the solution of Lee et al. [19]. Specifically, we 1) removed all onboard voltage regulators for 3.3 V (VCC3v3, UTIL\_3V3), 0.85 V (VCCBRAM, VCCINT, VC-CPSINTFP, VCCPSINTLP), 1.2 V (DDR4\_DIMM\_VDDQ), and 1.8 V (VCCAUX, VCCOPS) power rails and 2) provided voltage to the mentioned power rails via a multichannel PSU. A Python script running on a PC (see Control-PC in Fig. 2) monitored the current drawn from each PSU channel to power cycle (i.e., turn-OFF and -ON) the board during high-current events. Fig. 1(a) shows the ZCU102 board with its voltage rails (0.85 V, 1V2, 1V8, and 3V3) powered by an external PSU.

2) Unmodified ZCU102 Board: During the preparation of the tests, before the radiation experiments, we observed that the modified board often crashed during the boot time of the Linux OS (i.e., for testing the LFRiC, SVO, and AMD DPU applications). Voltage drops caused the crashes due to an instantaneous (fast) current increase at the 0.85 and 1.2 V power rails when the Linux kernel was performing the initialization of the PS DDR memory. During these spikes, our external PSU setup could not sustain a stable 0.85 and 1.2 V power supply. We ran the Linux-based applications (i.e., complex tests) on the *unmodified* board to overcome the mentioned problem. We used the PMBUS Maxim Integrated PowerTool as suggested by [19] to detect SELs. Please note that depending on the target IC, an SEL can cause a rapid increase in the current of a power rail that



Fig. 2. Experimental setup to collect results for the basic, i.e., NSEU and SEFI static cross section of all PL memories, and SDC dynamic cross section of several single-threaded baremetal benchmarks running on the APU.

is difficult to detect on time and power of the device before it is damaged. However, as shown in [19], the rate at which current increases in the XCZU9EG power rails during an SEL is slow. This gives plenty of time (commonly a few minutes) to detect and recover a high-current event by power cycling the target board. Fig. 1(b) shows the unmodified ZCU102 board we used for the complex tests.

## IV. BASIC TESTS

This section presents the experimental methodology and results of all basic tests. The objectives of these tests are the following: 1) characterize the NSEU and SEFI static cross sections of all PL memories using synthetic HW benchmarks and 2) evaluate the dynamic SDC and crash cross sections of several SW-only single-threaded baremetal applications running on the APU.

# A. Experimental Setup and Overview for All Basic Tests

Fig. 2 presents the setup for the basic tests, which are conducted on the modified ZCU102 board (see Section III-C). Specifically, a computer, namely the Control-PC, is located in the control room and orchestrates the tests by performing the following tasks.

- Configures, controls, and monitors the execution of benchmarks on the target board.
- Resets the board during benchmark timeouts (i.e., radiation-induced events that make the device unresponsive) by electrically shorting the board's SRTS\_B and POR\_B reset buttons via a USB-controlled relay.
- 3) Monitors an Ethernet-interfaced multichannel PSU to power cycle the board during, if any, high-current events.

Note that all USB connections are transferred from the beam room to the control room via an Ethernet-based USB extender.

# B. HW-Only PL Synthetic Benchmark Tests

1) Benchmark Details: We performed the PL tests on a highly utilized and densely routed design, which instantiates all slice, BRAM, and digital signal processor (DSP) primitives of the XCZU9EG device. The design has the following characteristics.

- All PL slices are combined into multiple long register chain structures. In detail, the LUTs of SLICEL and SLICEM tiles are configured as route-through and 32-bit shift register LUT (SRL), respectively. The LUT outputs of all PL slices are connected with their corresponding slice flip-flops (FFs) to form long register chains. Each SRL in the device is initialized with predefined bit patterns.
- All BRAMs are cascaded through their dedicated data bus horizontally (i.e., raw) or vertically (i.e., column) and initialized with address-related bit patterns.
- 3) Clock and clock-enable signals of all BRAM are set to "0" (i.e., disabled) to reduce the likelihood of BRAM upsets caused by single event transients (SETs) on the clock tree and BRAM data bus signals of the device. We aim to reduce transient upsets since we focus on characterizing the NSEU and SEFI cross section of the device.
- All DSP primitives are connected in cascade mode and configured to implement Multiply and ACcumulate operations.

Detailed information for the tested synthetic benchmark can be found in our previous work [20], where we used the same benchmark to characterize the PL memories of an AMD Zynq-7000 device under heavy ions.

2) Testing Procedure: The Control-PC downloads via JTAG the bitstream of the PL synthetic benchmark into the XCZU9EG device. In turn, it performs readback capture via JTAG [26] for 50 consecutive times, each time logging the state of all CRAM and application RAM (ARAM) (e.g., FFs and BRAM contents) bits of the device in a readback file. This test procedure cycle (i.e., one device configuration and 50 readbacks) is continuously performed until the end of the test. In case of an unrecoverable error, the Control-PC performs the following tasks:

- 1) power cycles the ZCU102 board via the Ethernetcontrolled PSU;
- 2) reconfigures the device;
- 3) continues readback capture from where it was left before the radiation-induced event occurred.

All events that make the XCZU9EG device unresponsive are classified as unrecoverable. For example, a radiation-induced upset in the JTAG circuitry of the target device may result in a connection loss and make the device unresponsive to all JTAG queries made by the Control-PC.

We should make the following notes for the testing procedure of the PL synthetic benchmark.

 All JTAG transactions with the target device are performed by our open-source FREtZ tool [27], [28]. FREtZ provides a rich set of high-level Python APIs and application examples to readback, verify, and manipulate the bitstream and the device state of all AMD 7-series and Ultra-Scale/UltraScale+ MPSoC/FPGAs. Specifically, FREtZ

IEEE TRANSACTIONS ON RELIABILITY

increases the productivity of performing fault-injection and radiation experiments by abstracting low-level Vivado TCL/JTAG commands to access the PS and PL memories of the target device.

- The results of the basic tests are obtained by postanalysis of the collected data (i.e., readback files). Each readback file consists of the following:
  - a) configuration bits that specify the functionality of the design and device;
  - b) FF and slice LUTRAM contents;
  - c) BRAM contents.

Configuration bits are static bits because they do not change during circuit operation, while the FF, LUTRAM, and BRAM contents are dynamic bits, i.e., change during circuit operation, assuming a clock provision. AMD Vivado design suite produces a mask file during bitstream generation that FREtZ applies on each readback file to distinguish the static from the dynamic bits when analyzing our experimental data and results.

- 3) The readback capture of the DUT for the XCZU9EG consists of 212 069 760 bits. From these bits, 51.59% are unmasked configuration bits, 4.35% are masked SRL bits, 32.69% are masked BRAM bits, and 11.37% are masked bits devoted to the PS and dummy frames.
- 4) FREtZ requires 28 s for each readback capture process. This includes 1) a call to Vivado's readback\_hw\_device -capture TCL command that lasts 20.5 s with TCK = 15 MHz, and 2) postanalysis of readback data (e.g., to count upsets per readback) that lasts 7.5 s.
- 5) Accumulated upsets are cleared in the device on average every 1400 s, i.e., by downloading the bitstream into the device after 50 continuous readbacks, which last 50 readbacks  $\times$  28 s per readback = 1400 s. As suggested in [4], the dead time between a readback and a subsequent device reconfiguration should be minimized. Any upset between a readback and subsequent reconfiguration will not be detected since it will be overwritten. Before the radiation tests, we estimated that we would accumulate approximately 230 upsets every 1400 s (approximately 4.6 upsets per readback given the device's size and its  $2.67 \times 10^{-16} \text{ cm}^2/\text{bit CRAM cross section}$  [9]. Thus, we empirically set the number of consecutive readbacks between device reconfigurations to 50 to balance the risks of overwriting upsets and accumulating upsets that may cause SEFIs in the built-in MPSoC logic.

3) Results—NSEU Cross Section of the PL Memories: Table II shows the neutron static cross section and the number of SEFI occurrences of the target device. Each PL memory type (CRAM, BRAM, and SRL) was exposed to radiation for approximately six hours with  $5.6 \times 10^6$  neutrons/cm<sup>2</sup>/seconds flux, thus accumulating  $1.2 \times 10^{11}$  neutrons/cm<sup>2</sup> fluence on average (see second column of the table). The  $1.2 \times 10^{11}$  fluence is equivalent to exposing the device to the radiation environment of NYC at sea level for more than 1.3 million hours. In detail, the third column of the table shows the number of upsets for each memory type, while fourth and fifth columns illustrate the cross section per device and bit, respectively. The CRAM static

TABLE II NSEU CROSS SECTION OF THE PL MEMORIES

Туре	F1		SEFIs		
	Fluence		Cross		
	[n/cm <sup>2</sup> ]	Upsets	Device [cm <sup>2</sup> ]	Bit [cm <sup>2</sup> /bit]	#
CRAM	1.20E+11	2 417	2.01E-08	1.84E-16	0
BRAM	1.20E+11	10 118	8.42E-08	1.21E-15	1
SRL	1.20E+11	1 462	1.22E-08	1.32E-15	1

TABLE III NSEU Shapes in the CRAM

SBUs [%]			MCUs [%]		
93.80	4.07	0.84	0.57	0.35	0.09

cross section that we measured  $(1.84 \times 10^{-16} \text{ cm}^2/\text{bit})$  is in the range  $1.10 \times 10^{-16} \text{ cm}^2/\text{bit} - 3.40 \times 10^{-16} \text{ cm}^2/\text{bit}$  as reported in previous studies and summarized in Table I. The cross section of BRAM and SRL per cm<sup>2</sup> per bit is one order of magnitude higher than CRAM, which matches with the findings of AMD [8] and BYU [11].

The last column of Table II shows the number of SEFIs per memory type, which is analyzed in the following paragraphs.

4) Results—Single-Bit Upsets (SBU), MBU, and Multicell Upsets (MCU) Events in the PL Memories: We adopted the statistical analysis approach of [29] to distinguish NSEUs that caused SBUs, MBUs, and MCUs. JEDEC refers to MBUs as multiple upsets occurring in one configuration frame and MCUs expanding in one or more (usually neighboring) configuration frames [4]. In general, recovering MBUs with classic error-correction code (ECC) based CRAM scrubbing [30] is challenging because each configuration frame of the XCZU9EG embeds ECC information that can only support the correction of an SBU. However, ECC scrubbing can successfully correct MCUs (i.e., multiple SBUs in different configuration frames).

Table III presents the percentage of NSEUs that caused an SBU or an MCU, as well as their shapes (i.e., upset patterns). The x-axis of the shapes represents consecutive frames (i.e., frames with consecutive logical addresses), while the y-axis represents consecutive bits in a frame.

Our results show that approximately 96% of NSEUs resulted in SBUs and the remaining 4% in MCUs. The MCUs appear in five shapes as shown in Table III and extend from 2 to 8 frames, while the bit multiplicity reaches up to 3 bits. Finally, we did not observe any MBU, which can be justified by the memory interleaving features of UltraScale/+ MPSoC devices. This is to say, memory cells belonging to the same logically addressed frame are physically separated, thus mitigating MBUs commonly caused in neighboring physical cells. The NSEU shape results suggest that SECDED scrubbing is an adequate CRAM error recovery mechanism for XCZU9EG MPSoCs used in terrestrial applications since no MBUs were observed during our accelerated radiation tests. 5) *Results—SEFIs in the PL Memories:* As shown in Table II, we observed two SEFIs during the basic PL tests.

*BRAM SEFI*: The SEFI exhibited as an MBU affecting almost all the words of a BRAM. Specifically, all the even-numbered addresses (i.e., 0, 2,..., 1022) of a 36 Kb BRAM (i.e.,  $1024 \times (32)$ data bits + 4 parity bits)) were written with the predefined value of the 1022nd word due to the SEFI, while all the odd-numbered addresses (i.e., 1, 3,..., 1023) were written with the value of the 1023rd word. This BRAM SEFI resulted in 10.5 kb (instead of 36 kb) upsets since many memory addresses were written with their initial value, i.e., the upsets were logically masked. We excluded the upsets caused by the SEFI when calculating the NSEU cross section of the BRAMs in Table II.

*SRL SEFI:* We found that an SET on the clock signal in one CLB slice of an SRL caused the SEFI. Specifically, all the 256 SRL bits located in the eight LUTMs of the same slice (each SLICEM consists of eight 32-bit SRLs, and each SRL occupies a 64-bit LUTM in a master/slave arrangement) were corrupted by the SET on their clock signal. Similarly to the BRAM SEFI, the upsets caused by the SRL SEFI are removed from the NSEU cross section calculations in Table II.

6) Results—High-Current Events in the MPSoC: During the PL tests, we observed two high-current events; one occurred at the 1.8 V power rail of the MPSoC and one at the 3.3 V. The high-current events were successfully recovered by power cycling the device. We did not detect any high-current event in the SW-only single-threaded baremetal benchmarks basic tests and all complex tests. Although detecting and recovering a high-current event on the modified board was faster from its external PSU, the experience we gained from the nonmodified board indicates that the PMBUS Maxim Integrated PowerTool is also a sufficient solution to protect it from SELs.

The results of SEFIs and high-current events show that the probability of such phenomena is extremely low; the device may experience, on average, a BRAM SEFI, an SRL SEFI, or two high current events after 1.3 million hours, assuming operation in NYC at sea level. In other words, the equivalent time of natural neutron exposure in NYC to achieve the fluence of the accelerated radiation tests.

# C. SW-Only Single-Threaded Baremetal Benchmarks Basic Tests

1) Benchmarks Details: We executed the following six embedded microprocessor benchmark kernels used in many realworld applications: CRC32, FFT, Qsort, BasicMath, SHA, and MatrixMul. All benchmarks were sourced from the MiBench suite [31], except MatrixMul, which was developed in-house. MiBench programs were adapted to run on the ARM CPU as baremetal single-threaded applications.

We selected or modified the benchmark's input datasets to compose programs with different memory footprints, i.e., different data memory segment lengths. In this way, we were able to evaluate the impact per cache level on the SDC and crash rates under different cache utilization conditions. The memory footprints of the benchmarks are shown in Table IV. The data segment includes global and static variables, while read only

TABLE IV CPU BENCHMARKS—MEMORY FOOTPRINTS

Benchmark	Code segment	RO data	Data segment
FFT	2.81 KB	0.20 KB	2.09 KB
SHA	2.14 KB	2.32 KB	0.00 KB
BasicMath	2.74 KB	0.10 KB	6.09 KB
MatrixMul	0.77 KB	23.74 KB	0.00 KB
Qsort	0.25 KB	512.00 KB	156.25 KB
CRC32	0.57 Kb	0.00 KB	2675.56 KB

TABLE V CPU BENCHMARKS—SDC CROSS SECTIONS

Benchmark	Execution	Fluence	Total	SDC	SDCs
	time (s)	(n/cm <sup>2</sup> )	runs		cross section*
FFT	1 227.95	6.96E+09	67 509	0	1.44E-10
SHA	1 239.14	7.02E+09	67 787	2	2.85E-10
BasicMath	1 266.74	7.18E+09	67 940	0	1.42E-10
MatrixMul	1 556.26	8.82E+09	69 406	0	1.13E-10
Qsort	1 237.92	7.01E+09	67 487	38	5.42E-09
CRC32	4 269.89	2.42E+10	67 572	18	7.44E-10
Total	10 797.90	6.12E+10	407 701	58	9.97E-10
* m 111			.1	DEVE D	3.6.4

\*To illustrate a worst-case cross section, we assume that FFT, BasicMath and MatrixMul have an SDC, despite none being observed.

(RO) data includes constant data. One note should be made for the data segment usage of SHA and MatrixMul benchmarks; the SHA and MatrixMul benchmarks have been developed as functions and do not use global and static variables as other benchmarks do. Therefore, all computations for SHA and MatrixMul are performed in local variables. The data segments (stored temporarily in the stack) of the SHA and MatrixMul benchmarks are less than 32 KB and are not reported in Table IV.

In summary, the benchmarks have the following characteristics.

- The data segments of the FFT, BasicMath, SHA, and MatrixMul fit into the L1 data cache (32 KB) of the APU core. Thus, cache conflict misses are unlikely to happen.
- 2) The data segment of Qsort does not fit into the L1 data cache (32 KB), but it does fit into the L2 cache (1 MB); this means that during the execution of QSort, several conflict cache misses and, thus, cache replacements may occur in the L1 cache but not in the L2 cache.
- The data segment of CRC32 does not fit into the L2 cache; this means that during the execution of CRC32, several replacements in L2 may occur.

2) Testing Procedure: The Control-PC shown in Fig. 2 communicates with the PS through the PL JTAG interface. The PS stores the benchmark output results in the PS DDR memory, and the Control-PC collects the results through the JTAG interface. In more detail, a JTAG-to-AXI bridge is instantiated into the PL to access the DDR memory through a high-performance AXI port. The Control-PC uses the same JTAG-to-AXI bridge interface to configure the PS and initiate the execution of the benchmarks. To guard these auxiliary components (e.g., JTAG-to-AXI bridge) against radiation-induced errors during the tests: 1) we instantiated the AMD SEM IP core [18] to correct CRAM upsets, and 2) triplicated all components (including the SEM IP) in the PL with Synopsis Synplify Premier [32].

3) Results—SDC and Crash Cross Sections of the SW-Only Single-Threaded Baremetal Benchmark Basic Tests: Table V shows the estimated SDC cross sections of the single-threaded baremetal benchmarks. Similarly to [11], we calculated worstcase cross sections by assuming at least one SDC per benchmark, although no SDCs were observed for FFT, BasicMath, and MatrixMul. Each benchmark ran more than 67 k times, resulting in 3 hours of irradiation time per benchmark. The total beam time and fluence for all benchmarks were 18 hours and  $6.12 \times 10^{10}$  n/cm<sup>2</sup>, respectively. Please note that we discarded the overhead time required to configure and initialize the MPSoC and collect the results from the DDR memory.

As expected, all benchmarks with a small memory footprint have very low dynamic cross sections. For instance, we did not observe any SDC in the MatrixMul benchmark, which is aligned with the results of [11]. In contrast, the benchmarks with a large memory footprint (see QSort, CRC32) have the highest cross sections. Despite its lower data segment size, we observe that Qsort is more vulnerable to SDCs than CRC32. This can be explained by the higher residence time of its data in the L2 cache. The data segment of Qsort fits in the 1 MB L2 cache of the APU and, thus, is not updated frequently from the offchip DDR memory during execution, as done in the case of the CRC32 benchmark. In contrast to the results of [11], we report on average one order of magnitude higher dynamic cross section for the single-threaded baremetal benchmarks, which is mainly attributed to the higher vulnerability of QSort and CRC32; we tested the MPSoC on a broader range of benchmarks than [11], which exercised the APU caches more exhaustively, thus revealing more errors. Considering processor crashes, we did not observe any events. Thus, our findings regarding the crash dynamic cross section of the APU are the same as in [11].

#### V. COMPLEX TESTS

This section presents the experimental methodology and results of the complex tests. These tests include two SW-only multithreaded applications and one HW-SW codesign executing a CNN model, all running on top of the Linux OS.

Experimental setup: The setup of the complex tests is the same as for the basic tests (see Fig. 2). However, the target board is not modified but instead powered by its onboard voltage regulators. In other words, we used the unmodified board (see Section III-C) for the complex tests.

Testing procedure: The Control-PC runs an in-house developed software, namely the experiment control software (ECS), to orchestrate the test procedure of the target benchmarks through TCP/IP Ethernet.

The ECS software coordinates the tests of the applications via a shared network file system (NFS) folder as follows: 1) the ECS initially resets the board and waits for it to boot, 2) after a successful OS boot, a bash script running on the MPSoC, namely, the run.sh, executes the following subtasks:

- 1) connects on the shared NFS folder located on the Control-PC;
- 2) updates a sync.log file in the NFS folder to notify the ECS of a successful OS boot;
- 3) executes an initial run of the target benchmark to warm-up the CPU caches;

TABLE VI SW-ONLY MULTITHREADED LINUX-BASED BENCHMARK RESULTS

Benchmark	LFRic	SVO
Total runs	509	1 784
Exec. time (hours)	4.3	6.5
Soft-persistent crashes	6	39
Recoverable crashes	20	94
Total crashes	26	133
Tolerable SDCs	0	51
Critical SDCs	2	0
Total SDCs	2	51
Fluence (n/cm <sup>2</sup> )	9.35E+10	1.29E+11
Total crash cross section	2.78E-10	1.03E-09
Tolerable SDC cross section	1.07E-11	3.96E-10
Critical SDC cross section	2.14E-11	7.76E-12
Total SDC cross section*	3.21E-11	4.03E-10

 $^{\star}A$  worst-case cross section is calculated. Thus, one tolerable and critical SDC is assumed for LFRic and

- SVO, respectively, although zero were observed [34].
- 4) notifies the ECS software via the sync.log file that it is ready to start running the benchmark;
- 5) enters an infinite loop where it continuously runs the benchmark and stores the results in the NFS folder to be checked by the ECS.

The execution and result checking (i.e., by the ECS) of each benchmark is synchronized with the ECS via a shared mutex.log file stored in the NFS folder. The ECS resets the board when it detects:

- 1) a boot timeout;
- 2) a critical error (classifying an error as critical depends on the benchmark characteristics, as shown in the following section);
- 3) a result query timeout.

It is worth noting that for each benchmark execution, the run.sh script saves the Linux dmesg.log of the target board for postanalysis to identify system-level errors, such as L1 and L2 cache errors (see Section V-B3).

# A. SW-Only Multithreaded Applications Running Under Linux OS

1) Benchmark Details: We tested two SW-only multithreaded applications, namely the LFRic [21] and the SVO [22], both running on top of the 4.19 Linux kernel, which was configured and compiled with PetaLinux 2019.2. Please note that we evaluated the most computationally intensive part of the entire LFRic code, the 40-bit double-precision floating-point matrix-vector product  $(8 \times 6)$ , to assess the dynamic cross section of the MPSoC.

2) Results-Error Cross Sections of the SW-Only Multithreaded Applications: Table VI summarizes the experimental results of the SW-only multithreaded Linux-based benchmarks, which were collected during an 11-hour beam session.

We categorize radiation-induced errors as crashes and SDCs. Crashes are further classified into soft-persistent and recoverable errors. Soft-persistent errors require several resets or a device power cycle to bring the MPSoC to a functional state. Recoverable errors require only one device reset to regain functionality. Similarly, SDC errors are classified into critical and tolerable as done in [34]. Critical errors lead to a result out of application



Fig. 3. 2-D representation of the absolute trajectory error of an SVO run.

specifications. Tolerable errors do not affect the final application result.

Opposite to [11], which did not identify any SDC or processor hang (i.e., crash) when the APU was running multithreaded Linux-based benchmarks, our results showed that the MPSoC could experience radiation-induced errors. We believe that LFRic and SVO benchmarks exercised the APU more exhaustively than Dhyrstone in [11], thus, revealing more errors. In detail, 5.11% and 7.46% of the total runs resulted in a crash for LFRic and SVO, respectively. From the total crashes of LFRiC, 23% were soft-persistent, and 77% were recoverable. For SVO, 29% were soft-persistent and the remaining recoverable.

Regarding SDC errors, 0.39% and 2.86% of the total LFRic and SVO runs resulted in SDCs, respectively. However, our findings show that all SDCs of the SVO were tolerable and did not affect the correctness of the final application result. This can be justified by the inherent error resilience nature of computer vision algorithms like SVO, which commonly tolerate most SDCs. In other words, most SDCs cause a small deviation from the ground truth and, therefore, can be ignored. Fig. 3 shows the absolute trajectory error of an SVO run under a tolerable SDC error. Although the result (i.e., estimated trajectory) deviated from the ground truth, it did not impact the in-field operation of SVO. On the contrary, all SDCs for the LFRic application affected its final result and, therefore, were classified as critical. Commonly, the algorithmic nature of LFRic cannot tolerate any SDC.

# B. SW/HW Multithreaded Codesign Application Running Under Linux OS

This section includes results for the SW/HW codesign DPU from our previous study [35]. We extend the study by providing the dynamic cross section of crashes (i.e., hung) as well as the MTTF (see Section VI) of the DPU application for different environments and device deployments.

TABLE VII RESOURCE UTILIZATION AND OPERATING FREQUENCY OF THE DPU SW/HW CODESIGN APPLICATION

Resource	Utilization	Available	Utilization	Frequency
LUT	108 208	274 080	39.48 %	325 MHz
LUTRAM	11 960	144 000	8.31 %	325 MHz
FF	203 901	548 160	37.20 %	325 MHz
BRAM	522	912	57.24 %	325 MHz
DSP	1 395	2 520	55.36 %	650 MHz
IO	7	328	2.13 %	325 MHz
BUFG	6	404	1.49 %	325 MHz
MMCM	1	4	25.00 %	325 MHz
PLL	1	8	12.50 %	325 MHz
APU	1	1	100.00 %	1200 MHz
DDR ctrl.	1	1	100.00 %	533 MHz

1) Benchmark Details: We implemented the Vivado DPU targeted reference design (TRD) [23] provided by Vitis AI v1.3.1 with Vivado 2020.2 for our target board (i.e., ZCU102). The DPU was synthesized with the TRD default settings. The CNN application that ran on the DPU was the 8-bit quantised, not pruned resnet50.xmodel, provided by the Vitis AI TRD. The design was implemented with Vivado's Performance\_ExplorePostRoutePhysOpt run strategy because Vivado's default run strategy resulted in time violations for the default operating frequencies of the implemented TRD. Table VII shows the resource utilization and operating frequency of the DPU TRD. Vivado reported that 41.45% (i.e., 59 281 993 bits) of the device's configuration bits were essential. Please recall that essential bits are configuration bits that, when corrupted, can potentially cause functional errors in the application.

Please note that the design utilizes 319, 55, 405, 4 and 1 LUT, LUTRAM, FF, BRAM, and DSP more primitives than the baseline TRD design. This is because we included the AMD SEM IP in the design to perform fault injection and validate our experimental setup before the radiation experiments. However, we turned scrubbing off (configured SEM IP to IDLE mode) during beamtime to allow the DPU to accumulate at least one CRAM upset per image classification. Otherwise, the DPU would have performed almost all classifications without a CRAM upset. The SEM IP operating at 200 MHz would have recovered much faster CRAM upsets (1700 upsets per minute) than they occurred (8 upsets per minute-estimated for the  $5.6 \times 10^6$  neutrons/cm<sup>2</sup>/seconds neutron flux at ChipIR facilities). Instead of scrubbing the device, all CRAM upsets recovered after a device reset when the DPU reported a tolerable or nontolerable error or a crash (i.e., timeout).

2) Results—Neutron Error (SDC and Crash) Cross-Sections of AMD Vitis DPU Running Image Classification: Table VIII shows the dynamic cross section of the DPU running the resnet50 image classification CNN for a total fluence of  $5.5 \times 10^{10}$  neutrons/cm<sup>2</sup> during a 3-hour radiation test session. The DPU accelerator performed 5 985 classification runs in total, from which 50% of the runs resulted in an SDC, 1.5% in a crash, and 49.5% were correct. Only 1.57% of the total SDCs resulted in image misclassification or, in other words, were critical. The experimental results show a reliable operation of the DPU even though it did not incorporate any soft error masking scheme in

	Classification		Cross	Conf.	Level
	runs		Section	95%	
	#	%	(cm <sup>2</sup> )	Lower	Upper
Correct runs	2964	49.52%	-	-	-
Crashes	89	1.49%	1.60E-09	1.26E-09	2.02E-09
Critical (C)	46	0.77%	8.29E-10	6.07E-10	1.11E-09
Tolerable (T)	2886	48.22%	5.20E-08	5.01E-08	5.39E-08
C+T errors	2932	49.99%	5.28E-08	5.09E-08	5.48E-08

TABLE VIII NEUTRON SDC CROSS SECTION OF AMD VITIS DPU RUNNING IMAGE CLASSIFICATION

TABLE IX L1 CACHE CROSS SECTION

	Size	Upsets	Cross-sec.	Conf. Level 95%	
	(bit)	(bit)	(cm <sup>2</sup> /bit)	Lower	Upper
L1-D Data	262 144	32	2.20E-15	1.50E-15	3.11E-15
L1-D Tag	155 648	3	3.47E-16	7.16E-17	1.02E-15
L1-D Total	417 792	35	1.51E-15	1.05E-15	2.10E-15
L1-I Data	262 144	25	1.72E-15	1.11E-15	2.54E-15
L1-I Tag	147 456	4	4.89E-16	1.33E-16	1.25E-15
L1-I Total	409 600	29	1.28E-15	8.54E-16	1.83E-15
L1 TLB	16 384	9	9.90E-15	4.53E-15	1.88E-14

TABLE X L2 CACHE CROSS SECTION

	Size	Upsets	Cross-sec.	Conf. Level 95%	
	(bit)	(bit)	(cm <sup>2</sup> /bit)	Lower	Upper
L2 Data	8 388 608	293	6.29E-16	5.59E-16	7.06E-16
L2 Tag	4 194 304	20	8.59E-17	5.25E-17	1.33E-16
L2 Total	12 582 912	313	4.48E-16	4.00E-16	5.01E-16
SCU	155 648	4	4.63E-16	1.26E-16	1.19E-15

its PL logic like triple modular redundancy (TMR) [36] or ECC in its utilized BRAMs [37].

However, the dynamic cross section of the DPU is not only affected by soft errors in its PL part but also due to errors in the APU. As mentioned, the DPU is an SW/HW codesign, which means that both the APU and PL logic should cooperate in a reliable manner to successfully classify an image when running the resnet50 model. In the following, we measure the effectiveness of all SEM schemes embedded in the APU to cope with upsets in the L1 and L2 caches of the processor.

3) Results—MPSoC APU L1 and L2 Cache Cross Section When Running Image Classification With the AMD Vitis DPU: We postprocessed the Linux dmesg.log files captured during the AMD DPU tests to analyze the NSEUs observed in the MP-SoC APU caches. We report the cross sections of Level-1 Data (L1-D) and Instruction (L1-I) caches, Translation Lookaside Buffer (TLB), Snoop Control Unit (SCU), and Level-2 cache. Moreover, the upsets in the data and tag arrays in both the L1 and L2 caches have been separately identified.

In detail, Table IX shows the dynamic cross sections of the 32 KB L1-D cache, the 32 KB L1-I cache, and the TLB—a two-level TLB with 512 entries that handles all translation table operations of the APU.

Table X presents the cross sections of the 1 MB Level-2 cache (L2) and the SCU. The SCU has duplicate copies of the L1 data-cache tags. It connects the APU cores with the device's accelerator coherency port to enable hardware accelerators in



Fig. 4. Detected cache upsets per APU Core.

the PL to issue coherent accesses to the L1 memory space. The cross sections of the tag arrays have been calculated based on the tag sizes of the caches, e.g., a 16-bit tag in the 16-way set associative, 64-B line, 1 MB L2 cache. As mentioned, the cross sections have been calculated for a total fluence of  $5.55 \times 10^{10}$  neutrons/cm<sup>2</sup>. The results show that the cross sections of the tag arrays are slightly lower than those of the data arrays. The average cross-section calculations for all caches (i.e., L1 and L2) in the MPSoC are close to those reported by Anderson et al. in [11].

Fig. 4 presents the number of detected upsets per cache per APU core. The upsets in the L1 caches are balanced between the four cores, while in the L2 cache, more upsets were observed in the third APU core of the MPSoC. We assume that the Linux OS utilized more Core-3, and thus, more cache upsets were detected for Core-3 in the L2 cache.

The private L1-I caches are protected against NSEUs with parity checking (i.e., only error detection is supported), while the private L1-D caches and the shared L2 cache feature SECDED via ECC. However, we observed crashes and SDCs during image classifications with the DPU (and also in the SW-only basic and complex tests) despite the SEM mechanisms incorporated in the APU caches. We reason that the application errors occurred due to uncorrectable errors in the APU caches (e.g., double-bit errors within a memory word slice of the L1 or L2 caches protected by the same parity bits) or due to upsets in the configuration bits of the PL in case of the DPU. For example, SBUs in L1-D and L2 caches are successfully detected and corrected through SECDED mechanisms, while SBUs in L1-I caches are detected through parity checking and repaired by invalidating and reloading the cache. Similarly, double-bit upsets in L2 are detected by the SECDED scheme and corrected with cache invalidation to force a cache update from a lower memory hierarchy, e.g., DDR. However, if a double-bit error affects a "dirty" line of a write-back L1-D and L2 cache, its data is lost, resulting in data corruption. In case of double-bit upsets in the parity-protected L1-I caches, these cannot be detected.

#### VI. ACCESSING THE RELIABILITY OF THE MPSOC

In Sections IV and V, we calculated the static and dynamic cross sections of the XCZU9EG in various scenarios under



Fig. 5. (a) MTTU in PL memories measured for the simplex tests, (b) MTTU of the APU L1 data (L1-D), L1 instruction (L1-I), and L2 caches when running the DPU SW/HW codesign. The MTTU metrics have been calculated for a system with one MPSoC operating in NYC at sea level or 40 k altitude and a system using 1000 MPSoCs in NYC at sea level.

neutron accelerated radiation testing, e.g., when executing a simple SW-only baremetal single-threaded benchmark or complex Linux-based SW/HW codesign application for image classification. In this section, we project the measured cross sections of the XCZU9EG at different terrestrial radiation environments and device deployments and examine the reliability of the MPSoC-based computing system under the lens of the MTTU and MTTF dependability metrics as described in Section II-B.

Fig. 5(a) shows the MTTU of the MPSoC's PL memories assuming:

- a computing system that uses one MPSoC and operates at NYC sea level (e.g., an automotive application);
- 2) at 40 k feet altitude (e.g., avionics);
- 3) a system that uses 1 k MPSoC devices and operates at the NYC sea level (e.g., a 1000 MPSoC node data centre).

On average, the system consisting of one MPSoC and operating at sea level will experience a neutron-induced upset in the CRAM, BRAM, or SRL memories of the device every 904 months (i.e., 75 years). However, the MTTU (i.e., upset rate) of the PL memories of the same system operating at 40 k feet altitude drops to 1.81 months (i.e., 500x reduction). On the other hand, a system consisting of 1 k MPSoC computing nodes will collectively encounter one upset in PL memories every 0.9 months on average. The MTTU results show that fault-tolerance techniques such as configuration memory scrubbing and ECC in BRAMs should be considered in MPSoC systems that operate at high altitudes or on a large scale (i.e., data centres) to avoid the accumulation of upsets in its PL memories.

Fig. 5(b) illustrates the MTTU of the L1-D, L1-I, and L2 caches of the MPSoC's APU when running the SW/HW DPU



Fig. 6. MTTF of 1) the SW-only multithreaded applications (LFRic, SVO), and 2) the SW/HW multithreaded codesign application (DPU). The MTTF metrics have been for one MPSoC-based computing system operating in NYC at 40 k feet.

codesign. In other words, the cache upset rates of the APU were calculated by using the dynamic cross section of caches in the DPU application. As expected, the MTTU of the APU caches is 26.5x higher than the PL memories due to their much smaller size. We calculated that the MTTU of caches in the one- and 1 k-node(s) system could drop to 48 and 24 months, respectively, which points out that the parity and SECDED mechanisms of the APU are a necessary feature in the MPSoC, especially when used in large scale systems. The effectiveness of these embedded SEM mechanisms is evaluated in the following sections, where we measure the dynamic cross section of various MPSoC applications, i.e., report the rate at which memory upsets could not be recovered, thus resulting in an SDC or processor crash.

Our analysis shows that the MPSoC has a low upset rate in PL memories and even lower in APU caches when operating in a single node computing system in NYC at sea level and increases in systems operating at high altitudes or on a large scale. In the following, we present the MTTF of MPSoC applications operating in a relatively high neutron flux to understand how an increased upset rate can affect reliability at the application level. In detail, Fig. 6 presents the MTTF of the MPSoC when running the SW-only multithreaded applications (i.e., LFRic and SVO) and the SW/HW DPU codesign. The MTTF of all applications is calculated assuming operation in NYC at 40 k feet altitude. However, the MTTF figures for operation at the sea level or for the 1000-node MPSoC system can be calculated by dividing and multiplying the MTTF figures of Fig. 6 by 500, respectively.

As mentioned in Section V, errors of the complex tests have been categorized into critical SDCs (C), tolerable SDCs (T), and processor hang (H) or otherwise crash. An application failure occurs during an SDC or a processor hang event. In this case, the overall FIT rate of the system is

$$FIT_{all} = FIT_{critical} + FIT_{tolerable} + FIT_{hang}.$$
 (1)

However, in error-resilient applications, we can omit the  $FIT_{tolerable}$  from our calculations since tolerable SDCs do not affect output correctness. Thus, the overalls FIT can be calculated as follows:

$$FIT_{C+H} = FIT_{critical} + FIT_{hang}.$$
 (2)

IEEE TRANSACTIONS ON RELIABILITY

In Fig. 6, the MTTF of  $FIT_{all}$  is refered as All and for  $FIT_{C+H}$  as C+H.

Regarding the MTTF results, we see that the failure rate of the SW-only LFRiC and SVO applications is, on average, one order of magnitude lower than the rate of upsets in APU L2 caches. This shows that the embedded SECDED mechanisms in the APU are effective even for a high upset rate in caches. Although the upset rate in the caches has been calculated for the DPU SW/HW codesign, we believe similar figures would hold for the LFRiC and SVO applications. All complex tests share the same OS and use the same software to send and receive data from the control PC. Therefore, we expect that the caches would be exercised similarly in all benchmarks and, thus, have the same dynamic cross section. However, the MTTF<sub>All</sub> of SVO is 82% lower than LFRiC, because SVO is more vulnerable to cache upsets due to its larger memory footprint. On the other hand, as mentioned in Section V-A, all SDCs in LFRic are critical, while in SVO tolerable. Thus, the reliability degradation of SVO w.r.t. to LFRiC can be limited to 77% if we omit the FIT rate of tolerable SDCs from SVO, i.e., if we consider the  $MTTF_{C+H}$  of the applications.

Comparing the SW/HW codesign (i.e., DPU) with the SWonly applications (i.e., BareC, LFRic, and SVO), we observe that the DPU has, on average,  $88 \times$  lower MTTF<sub>All</sub>. This can be justified due to the high FIT rate (low MTTF) of the PL accelerator, which deteriorates the total MTTF of the SW/HW codesign application. In contrast, BareC, LFRic, and SVO do not integrate any PL accelerator and, therefore, have an overall higher MTTF than the DPU.

However, the MTTF<sub>All</sub> of the DPU is very low due to the increased rate of tolerable SDCs. Omitting the FIT rate of tolerable SDCs yields an MTTF<sub>C+H</sub> = 87 months, which is 4x lower than the MTTF<sub>C+H</sub> of the SW-only applications. The MTTF results of the DPU show that deploying SW/HW codesign applications at high altitudes or on a large scale requires some form of SEM like configuration memory scrubbing or even hardware redundancy in high-reliability systems.

#### VII. CONCLUSION

This article evaluated the neutron SEE sensitivity of the AMD UltraScale+ XCZU9EG MPSoC through accelerated neutron radiation testing and dependability analysis. The cross sections of the device's PL and PS memories were characterized under the following workloads:

- 1) a synthetic design that utilized all PL resources;
- 2) several single-threaded baremetal SW-only benchmarks;
- two SW-only multithreaded Linux-based applications for weather prediction and pose estimation;
- an SW/HW DPU codesign running the resnet50 image classification model.

The device's neutron CRAM static cross section was measured to be  $1.84 \times 10^{-16}$  cm<sup>2</sup>/bit, which is in the range of previous studies ( $1.10 \times 10^{-16}$  cm<sup>2</sup>/bit $-3.40 \times 10^{-16}$  cm<sup>2</sup>/bit). The cross sections of BRAM and SRL memories were one order of magnitude higher than CRAM. No NSEU in the CRAM resulted in a multicell upset (i.e., two or more upsets in one configuration frame), concluding that SECDED scrubbing is adequate to recover PL upsets in XCZU9EG devices when used in terrestrial applications. We observed only one BRAM SEFI, one SRL SEFI, and two SELs during the accelerated radiation tests, which exposed the MPSoC to more than 1.3 million hours of equivalent natural neutron fluence at NYC sea level. We conclude that the probability of SEFIs and SELs in MPSoC terrestrial applications is extremely low.

To put the cross-section measurements into context, we conducted a dependability analysis assuming a one-node MPSoC system operating at NYC sea level (e.g., automotive) or 40 k altitude (e.g., avionics) and a 1000-node MPSoC system at NYC sea level. All SW-only benchmarks achieved an MTTF higher than 121 months in the one-node system at 40 k altitude, which points out that the PS can operate reliably despite a relatively high rate of cache upsets (MTTU = 48 months). Thus, we conclude that the embedded SECDED mechanisms of the PS can effectively recover NSEUs even in high altitude or large-scale MPSoC systems. However, the DPU application was more prone to neutron-induced errors than the SW-only workloads. The MTTF of the DPU was estimated to be 4 months, assuming it runs on the same one-node system at sea level. Thus, we conclude that SW/HW applications require extra SEM, e.g., hardware redundancy, to improve reliability in particular environments and device deployments. Finally, we showed that error-resilient applications like the DPU image classification could ignore tolerable errors to improve MTTF since these do not affect the final system result.

#### REFERENCES

- A. M. Keller and M. J. Wirthlin, "The impact of terrestrial radiation on FPGAs in data centers," *ACM Trans. Reconfigurable Technol. Syst.*, vol. 15, no. 2, pp. 1–21, Dec. 2021, doi: 10.1145/3457198.
- [2] D. Agiakatsikas, E. Cetin, and O. Diessel, "FMER: An energy-efficient error recovery methodology for SRAM-Based FPGA designs," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 54, no. 6, pp. 2695–2712, Dec. 2018, doi: 10.1109/TAES.2018.2828201.
- [3] M. J. Gadlage, A. H. Roach, A. R. Duncan, A. M. Williams, D. P. Bossev, and M. J. Kay, "Soft errors induced by high-energy electrons," *IEEE Trans. Device Mater. Rel.*, vol. 17, no. 1, pp. 157–162, Mar. 2017, doi: 10.1109/TDMR.2016.2634626.
- [4] JEDEC Solid State Technology Association, "Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices (JESD89B - Revision of JESD89 A, October 2006)," 2021.
   [Online]. Available: https://www.jedec.org/system/files/docs/JESD89B. pdf
- [5] European Space Components Coordination (ESCC), "Single event effects test method and guidelines," ESCC Basic Specification no. 25100, Oct. 2014.
- [6] H. Quinn and P. Graham, "Terrestrial-based radiation upsets: A cautionary tale," in *Proc. IEEE Symp. Field-Programmable Custom Comput. Mach.*, 2005, pp. 193–202, doi: 10.1109/FCCM.2005.61.
- [7] S. Mukherjee, J. Emer, and S. Reinhardt, "The soft error problem: An architectural perspective," in *Proc. 11th Int. Symp. High-Perform. Comput. Architecture*, 2005, pp. 243–247, doi: 10.1109/HPCA.2005.37.
- [8] P. Maillard, M. Hart, J. Barton, J. Arver, and C. Smith, "Neutron, 64 MeV proton & alpha single-event characterization of Xilinx 16 nm FinFET zynq UltraScale MPSoC," in *Proc. IEEE Radiat. Effects Data Workshop*, 2017, pp. 1–5, doi: 10.1109/NSREC.2017.8115449.
- [9] AMD-Xilinx Inc., "Device reliability report user guide v10.16–Second half 2021 (UG116)," San Jose, CA, USA, 2022.
- [10] C. Johansson and T. Månefjord, "Characterization and considerations for upset in FPGA," in *Proc. IEEE Nordic Circuits Syst. Conf.: NORCHIP Int. Symp. Syst.-on-Chip*, 2018, pp. 1–4, doi: 10.1109/NORCHIP.2018.8573506.

- [11] J. D. Anderson, J. C. Leavitt, and M. J. Wirthlin, "Neutron radiation beam results for the Xilinx UltraScale MPSoC," in *Proc. IEEE Radiat. Effects Data Workshop*, 2018, pp. 1–7, doi: 10.1109/NSREC.2018.8584297.
- [12] A. Lesea, W. Koszek, G. Steiner, G. Swift, and D. white, "Soft error study of ARM SoC at 28 nanometers," in *Proc. IEEE Workshop Silicon Errors Log.-Syst. Effects*, 2014, pp. 1–4.
- [13] A. Sari, D. Agiakatsikas, and M. Psarakis, "A soft error vulnerability analysis framework for Xilinx FPGAs," in *Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays*, 2014, pp. 237–240, doi: 10.1145/2554688.2554767.
- [14] F. Cappello et al., "Toward exascale: 2014 update," Supercomput. Front. Innov.: Int. J., vol. 1, no. 1, pp. 5–28, Apr. 2014, doi: 10.14529/jsfi140101.
- [15] C. Bobda et al., "The future of FPGA acceleration in datacenters and the cloud," ACM Trans. Reconfigurable Technol. Syst., vol. 15, no. 3, pp. 1–42, Feb. 2022, doi: 10.1145/3506713.
- [16] C. Hu and S. Zain, "NSEU mitigation in avionics applications," Xilinx Inc., San Jose, CA, USA, Appl. Note XAPP1073, 2010.
- [17] P. Maillard, J. Arver, C. Smith, O. Ballan, M. J. Hart, and Y. P. Chen, "Test methodology & neutron characterization of Xilinx 16 nm Zynq UltraScale<sup>TM</sup> multi-processor system-on-Chip (MP-SoC)," in *Proc. IEEE Radiat. Effects Data Workshop*, 2018, pp. 1–4, doi: 10.1109/NSREC.2018.8584299.
- [18] Soft Error Mitigation Controller Product Guide v4.1 (PG036), Xilinx Inc., San Jose, CA, USA, Apr. 2018. [Online]. Available: https://docs.xilinx. com/r/en-US/pg036\_sem
- [19] D. S. Lee et al., "Single-event characterization of 16 nm Fin-FET Xilinx UltraScale devices with heavy ion and neutron irradiation," in *Proc. IEEE Radiat. Effects Data Workshop*, 2018, pp. 1–8, doi: 10.1109/NSREC.2018.8584313.
  [20] V. Vlagkoulis et al., "Single event effects characterization of the pro-
- [20] V. Vlagkoulis et al., "Single event effects characterization of the programmable logic of Xilinx Zynq-7000 FPGA using VeryUltra high-energy heavy ions," *IEEE Trans. Nucl. Sci.*, vol. 68, no. 1, pp. 36–45, Jan. 2021, doi: 10.1109/TNS.2020.3033188.
- [21] M. Ashworth et al., "First steps in porting the LFRic weather and climate model to the FPGAs of the EuroExa architecture," *Sci. Prog.*, vol. 2019, pp. 1–18, Jan. 2019, doi: 10.1155/2019/7807860.
- [22] C. Forster, M. Pizzoli, and D. Scaramuzza, "SVO: Fast semi-direct monocular visual odometry," in *Proc. IEEE Int. Conf. Robot. Autom.*, 2014, pp. 15–22, doi: 10.1109/ICRA.2014.6906584.
- [23] Zynq ultraScale + MPSoC DPU TRD V3.3 Vivado 2020.2, AMD Inc., Santa Clara, CA, USA.[Online]. Available: https://github.com/Xilinx/Vitis-AI/ blob/v1.3.1/dsa/DPU-TRD/prj/Vivado/README.md
- [24] C. Cazzaniga, M. Bagatin, S. Gerardin, A. Costantino, and C. D. Frost, "First tests of a new facility for device-level, board-level and system-level neutron irradiation of microelectronics," *IEEE Trans. Emerg. Topics Comput.*, vol. 9, no. 1, pp. 104–108, Jan.–Mar. 2021, doi: 10.1109/TETC.2018.2879027.

- [25] C. Cazzaniga, R. G. Alía, M. Kastriotou, M. Cecchetto, P. Fernandez-Martinez, and C. D. Frost, "Study of the deposited energy spectra in silicon by high-energy neutron and mixed fields," *IEEE Trans. Nucl. Sci.*, vol. 67, no. 1, pp. 175–180, Jan. 2020, doi: 10.1109/TNS.2019.2944657.
- [26] "Configuration readback capture in UltraScale FPGAs," Xilinx Inc., San Jose, CA, USA, Appl. Note v1.1 XAPP1230, 2015.
- [27] "FREtZ (FPGA reliability evaluation through JTAG)," Embedded Systems Lab, University of Piraeus, Piraeus, Greece. [Online]. Available: https: //github.com/unipieslab/FREtZ
- [28] A. Sari, V. Vlagkoulis, and M. Psarakis, "An open-source framework for Xilinx FPGA reliability evaluation," in *Proc. Workshop Open Source Des. Autom.*, 2019, pp. 1–6. [Online]. Available: https://osda.gitlab.io/19/3.2. pdf
- [29] M. Wirthlin, D. Lee, G. Swift, and H. Quinn, "A method and case study on identifying physically adjacent multiple-cell upsets using 28-nm, interleaved and SECDED-Protected arrays," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 6, pp. 3080–3087, Dec. 2014, doi: 10.1109/TNS.2014.2366913.
- [30] A. Saleh, J. Serrano, and J. Patel, "Reliability of scrubbing recoverytechniques for memory systems," *IEEE Trans. Rel.*, vol. 39, no. 1, pp. 114–122, Apr. 1990, doi: 10.1109/24.52622.
- [31] M. Guthaus, J. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in *Proc. IEEE 4th Annu. Int. Workshop Workload Characterization*, 2001, pp. 3–14, doi: 10.1109/WWC.2001.990739.
- [32] Synopsis Inc., "FPGA design solution for high-reliability applications," 2015. [Online]. Available: https://www.synopsys.com/content/dam/ synopsys/implementation&signoff/datasheets/fpga-design-solution-forhigh-reliability-applications-brochure.pdf
- [33] H. Quinn, "Challenges in testing complex systems," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 2, pp. 766–786, Apr. 2014, doi: 10.1109/TNS.2014.2302432.
- [34] F. Libano et al., "Selective hardening for neural networks in FP-GAs," *IEEE Trans. Nucl. Sci.*, vol. 66, no. 1, pp. 216–222, Jan. 2019, doi: 10.1109/TNS.2018.2884460.
- [35] D. Agiakatsikas et al., "Evaluation of the xilinx deep learning processing unit under neutron irradiation," in *Proc. 21th Eur. Conf. Radiat. Effects Compon. Syst.*, 2021, pp. 1–4, doi: 10.1109/RADECS53308.2021.9954522.
- [36] F. P. Mathur and P. T. de Sousa, "Reliability models of NMR systems," *IEEE Trans. Rel.*, vol. R-24, no. 2, pp. 108–113, Jun. 1975, doi: 10.1109/TR.1975.5215106.
- [37] J. G. Dobbins, "Error-correcting-code memory reliability calculations," *IEEE Trans. Rel.*, vol. 35, no. 4, pp. 380–384, Oct. 1986, doi: 10.1109/TR.1986.4335477.