Over 200-GHz-Bandwidth InP DHBT Baseband Amplifier ICs and Ultrabroadband Modules With 1-/0.8-mm Coaxial Connectors

Teruo Jyo[®][,](https://orcid.org/0000-0001-8297-3911) *Member, IEEE*, Muneh[i](https://orcid.org/0000-0003-2744-3058)ko N[a](https://orcid.org/0000-0001-9732-7111)gatani®, *Member, IEEE*, Hitoshi Wakita®, *Member, IEEE*, Miwa Mutoh[,](https://orcid.org/0000-0002-2409-1475) *Member, IEEE*, Yuta Shiratori[®], *Member, IEEE*, and Hiroyuki Takahashi®, *Member, IEEE*

Abstract— Wideband baseband amplifier ICs were designed and fabricated in in-house 250-nm indium phosphide (InP) double-heterojunction bipolar transistor (DHBT) technology for the emerging needs of over 100–150-GHz bandwidth applications. We propose combining an *RC* degeneration (RCD) circuit and a cascode stage peaking (CSP) circuit to achieve a broadband peaking characteristic and a wide bandwidth. The fabricated amplifier IC achieved a bandwidth of over 200 GHz. To use the amplifier ICs in practical applications, we packaged the amplifier ICs as amplifier modules with 1-mm coaxial connectors as well as 0.8-mm coaxial connectors. The amplifier ICs were mounted onto quartz glass-based module substrates by flip-chip bonding to avoid large reflection and loss. Ground blocks (GBs) were used at the connection part between the module substrates and the coaxial connectors to suppress radiation loss. The fabricated amplifier module with 1-mm coaxial connectors achieved a 7.3-dB gain with a bandwidth over 130 GHz. The fabricated amplifier module with 0.8-mm coaxial connectors achieved an 8.3-dB gain with a 165-GHz bandwidth, which is the widest ever reported thus far.

Index Terms— Amplifier module, coaxial connector, distributed amplifier (DA), flip-chip bonding, indium phosphide (InP) double-heterojunction bipolar transistor (DHBT), quartz glass.

I. INTRODUCTION

WIDEBAND baseband amplifiers are needed in various applications, such as measurement equipment and optical communications. In recent years, ultrawideband over 100–150 GHz has started to become necessary. For example, several optical transmission experiments with around 200 GBaud have been demonstrated [\[1\],](#page-9-0) [\[2\], a](#page-9-1)nd the symbol rate is expected to further increase to sustain the ever-growing traffic. Moreover, the commercialization of measurement equipment with bandwidths of over 100 GHz [\[3\],](#page-9-2) [\[4\]](#page-9-3) has begun. For the above applications, baseband amplifier ICs with bandwidths exceeding 100–150 GHz will be essential components.

Distributed amplifier (DA) topology is a common technique for designing wideband amplifiers. The first DA was

Manuscript received 21 September 2023; revised 18 December 2023 and 26 January 2024; accepted 10 February 2024. Date of publication 27 February 2024; date of current version 5 September 2024. *(Corresponding author: Teruo Jyo.)*

The authors are with the Nippon Telegraph and Telephone (NTT) Device Technology Laboratories, NTT Corporation, Atsugi 243-0198, Japan (e-mail: teruo.jyo@ntt.com).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TMTT.2024.3368147.

Digital Object Identifier 10.1109/TMTT.2024.3368147

proposed in 1936 [\[5\]. Si](#page-10-0)nce then, DAs have been fabricated by various technologies, such as indium phosphide (InP) double-heterojunction bipolar transistor (DHBT)s [\[6\],](#page-10-1) [\[7\],](#page-10-2) [\[8\],](#page-10-3) [\[9\],](#page-10-4) [\[10\],](#page-10-5) [\[11\],](#page-10-6) [\[12\], I](#page-10-7)nP HEMTs [\[13\],](#page-10-8) [\[14\], S](#page-10-9)iGe BiCMOS [\[15\],](#page-10-10) [\[16\],](#page-10-11) [\[17\], a](#page-10-12)nd CMOS [\[18\],](#page-10-13) [\[19\]. T](#page-10-14)he bandwidth of a DA increases as the maximum oscillation frequency (f_{max}) of the technology increases. The DA bandwidth has reached over 200 GHz [\[6\],](#page-10-1) [\[7\],](#page-10-2) [\[8\],](#page-10-3) [\[9\],](#page-10-4) [\[13\],](#page-10-8) [\[14\]](#page-10-9) by using technologies with f_{max} of over 400 GHz. In our previous work $[6]$, we designed and fabricated a DA using our developed in-house 250-nm-emitter-width InP DHBT technology [\[20\].](#page-10-15) In the amplifier IC, we proposed combining an *RC* degeneration (RCD) circuit and a cascode stage peaking (CSP) circuit to achieve a broadband peaking characteristic. The fabricated amplifier IC achieved a bandwidth of over 200 GHz. In this article, as an expansion of our previous work [\[6\], w](#page-10-1)e first discuss and analyze the details of the amplifier IC, specifically with respect to the peaking method.

Packaging technology with coaxial connectors is also important for the practical application of the amplifier IC. Some amplifier modules with coaxial connectors have achieved bandwidths of around 100 GHz [\[6\],](#page-10-1) [\[21\],](#page-10-16) [\[22\],](#page-10-17) [\[23\]. I](#page-10-18)n our previous work [\[6\], w](#page-10-1)e developed a baseband amplifier module with 1-mm coaxial connectors and achieved a bandwidth of over 130 GHz, the widest reported thus far. However, the upper limit frequency that a single mode can propagate in a 1-mm coaxial connector is around 133 GHz [\[24\],](#page-10-19) [\[25\]](#page-10-20) which limits the bandwidth of the amplifier module. To achieve a wider bandwidth, 0.8-mm coaxial connectors must be used, as the upper limit frequency can ideally be extended to around 166 GHz [\[24\],](#page-10-19) [\[25\].](#page-10-20)

In this article, as an expansion of our previous work $[6]$, we discuss and analyze the details of our amplifier module with 1-mm coaxial connectors (hereinafter, "1-mm module"), particularly its stability, group delay, noise figure (NF), and power characteristic. In addition, we have devised a new amplifier module with 0.8-mm coaxial connectors (hereinafter, "0.8-mm module") to ease the limit caused by the connectors and to further increase the bandwidth of the amplifier module.

To develop an amplifier module with a bandwidth that reaches the upper limit frequency of the connectors, the amplifier IC was designed to have a broadband peaking characteristic to compensate for packaging losses. The amplifier IC was mounted onto a quartz glass-based module substrate by

© 2024 The Authors. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Fig. 1. Scanning microscope image and measured MSG/MAG of fabricated InP DHBT.

flip-chip bonding to avoid large loss and reflection. At the connection part between the module substrate and coaxial connectors, we used ground blocks (GBs) to suppress the radiation loss. The fabricated 1-mm module achieved a 7.3-dB gain with a bandwidth of over 130 GHz. The fabricated 0.8-mm module achieved an 8.3-dB gain with a 165-GHz bandwidth, the widest bandwidth ever reported.

II. TECHNOLOGY

In this work, we designed and fabricated a DA using our developed in-house 250-nm-emitter-width InP DHBT technology [\[20\].](#page-10-15) Fig. [1](#page-1-0) shows the measured maximum stable gain (MSG) and maximum available gain (MAG) of the InP DHBT for an emitter length of $2 \mu m$, collector–emitter voltage V_{ce} of 1.5 V, and collector current density of 10 mA/ μ m². The measurement frequency is from 2 to 220 GHz using a VNA (Anritsu VectorStar ME7838G). We used the throughreflect-line (TRL) calibration method to de-embed the pads and the lead line to the transistor. f_{max} is estimated to be 480 GHz. The breakdown voltage, BVCEO, is over 3.5 V. We designed the DA using an accurate large-signal transistor model that agrees well with the measurement result. We also used well-modeled passive components, such as transmission lines. Fig. [2](#page-1-1) shows a simplified cross-sectional view of our InP DHBT process including passive components. It has three interconnect metal layers, thin-film resistors, and metal– insulator–metal capacitors. All metal layers are made of Au. The top metal layer is the thickest $(2.4 \mu m)$, so we mainly used this layer to compose coplanar waveguide (CPW) transmission lines with low loss and design our DA.

III. CIRCUIT DESIGN

A schematic of the amplifier IC is shown in Fig. [3.](#page-1-2) We utilized a DA topology to achieve wideband frequency characteristics. The DA consists of six unit cells, input CPW transmission lines (TLi), output CPW transmission lines (TLo), and input and output termination resistors. Both the input and output are coupled from the dc signal. The input/output CPW only consists of the third metal layer and is connected to the transistors via a short lead line in the second metal layer. The basic concept of the

Fig. 2. Simplified cross section of InP DHBT IC.

Fig. 3. Schematic of (a) overall configuration of amplifier IC and (b) unit gain cell.

DA is as follows. The input and output transmission lines with the parasitic components of the transistors in the unit gain cells comprise input and output artificial transmission lines (ATLs). The impedance of the ATLs is designed to be the same as the termination (generally 50 Ω). Furthermore, by matching the phase velocities between the input and output ATLs, the signals can be amplified over a wideband.

When designing the ATLs, it is desirable to handle the transistors in the unit gain cell as pure capacitance which has high impedance. In addition, the transmission lines should only include inductance and capacitance. However, since actual transistors include parasitic conductance, the input and output impedance of the unit gain cell decreases, which increases the loss of the ATLs. Moreover, the actual transmission lines also include resistance, which increases the loss of the

TABLE I DESIGN PARAMETERS OF AMPLIFIER IC COMPONENTS

	Parameters for 1-mm module	Parameters for 0.8-mm module
Impedance of TLi	\sim 67 Ω	$~\sim$ 50 Ω
Length of TLi	45 µm	45 µm
Impedance of TLo	-79Ω	-72Ω
Length of TLo	$45 \mu m$	$45 \mu m$
Emitter length of Q1 & Q2	$2 \mu m$	$2 \mu m$
Collector current of Q1 & Q2	$~5$ mA	$~5$ mA
Capacitance of C1	50 pF	80 pF
Resistance of R1	23Ω	20Ω
Impedance of TLb	\sim 30 Ω	\sim 30 Ω
Length of TLb	35 µm	$20 \mu m$
Capacitance of Cb	200 fF	200 fF

ATLs. There is also packaging loss in addition to the loss inside the IC. Therefore, to fabricate a wideband amplifier module, the amplifier IC should have a peaking characteristic to compensate for these losses. In this work, we propose a broad peaking method that combines RCD and CSP circuits in a unit gain cell. The design parameters of each component are shown in Table [I.](#page-2-0)

The RCD circuit consists of a resistor and capacitor connected to the emitter of the input transistor Q_1 , as shown in Fig. [3\(b\).](#page-1-2) The RCD circuit is used for two main purposes. The first is to improve the input impedance of the unit gain cell and reduce the loss of the input ATL. As shown in Fig. $4(a)$ and (b) , the input impedance of the unit gain cell increases and the loss of the unit input ATL decreases by using the RCD circuit compared with the simple common-emitter topology. Fig. $4(c)$ and (d) shows the simulation results of the characteristic impedance and the group delay of the input ATL in the unit cell. The use of the RCD circuit improves the transmittance of the input ATL but does not significantly affect the characteristic impedance or group delay.

The second purpose for using the RCD circuit is to provide a peaking characteristic to the unit gain cell. Because the input transistor is based on a common-emitter amplifier, a lower impedance on the emitter provides higher gain. The impedance of the emitter can be decreased, and the gain can be increased at high frequency by the RCD circuit. Fig. $5(a)$ shows the simulation results of dc-normalized gain for the entire amplifier IC, which demonstrates that the RCD circuit increases the gain at high frequency.

On the output side of the unit gain cell, we added a cascode stage above the input transistor. As shown by the simulation results in Fig. $6(a)$, the use of the cascode stage increases the output impedance of the unit gain cell, which reduces the loss of the output ATL compared with the single-stage configuration. In this study, we also propose a CSP circuit, where a transmission line (TLb) is added to the base of the cascode stage transistor. As shown in Fig. $6(a)$ and (b) , this configuration can further reduce the loss of the output

Fig. 4. (a) Simulation result of the input impedance of unit gain cell with and without RCD. Simulation result of (b) dc-normalized transmittance. (c) characteristic impedance, and (d) group delay of input ATL in the unit cell with and without RCD.

ATL compared with the simple cascode stage configuration. Fig. $6(c)$ and (d) shows the simulation results of the characteristic impedance and group delay of the output ATL of the unit cell. We verified that the use of the CSP circuits does not significantly affect either characteristic impedance or group delay.

Note that by using the cascode stage, the real part of the output impedance Z_{out} can be negative as shown in Fig. $6(a)$. This is because the signal at the collector node of the cascode transistor goes around to the emitter node through the parasitic capacitance and is amplified by the cascode transistor. Therefore, the real part of Z_{out} becomes negative, which can decrease the stability. However, since the collector node of the cascode transistor is connected to an output transmission line that has loss, the negative real part of *Z*out does not necessarily mean that the entire amplifier can oscillate. When designing the amplifier, the *K*-factor of the entire amplifier must be verified so that the amplifier does not oscillate.

The use of the CSP circuit also provides a peaking characteristic to the unit gain cell. The additional baseline TLb in the CSP circuit increases the impedance of the base at high frequency. Therefore, the signal at the collector of the cascode

Fig. 5. Simulation result of (a) dc-normalized gain and (b) *K*-factor of overall amplifier IC.

stage transistor is positively fed back to the emitter through the parasitic capacitance, resulting in the increased gain at high frequency. As shown in Fig. $5(a)$, the use of the CSP circuit with the RCD circuit can achieve broader peaking than when using only the RCD circuit.

However, using the RCD and CSP circuits may degrade the amplifier stability, as shown in Fig. $5(b)$. In particular, because the CSP circuit uses positive feedback, the *K*-factor is highly sensitive to the length of TLb in the CSP circuit. Fig. [7](#page-4-0) shows the simulation results when the length of the TLb is varied. If the length is too short, the peaking may be insufficient, and if it is too long, the *K*-factor may be below 1 at high frequency, which can cause oscillation. In addition, the stability when using the CSP circuit is also sensitive to the impedance of the bias circuit of the cascode stage and the length of the lead line to the output transmission line from the collector of the cascode stage transistor. For example, the gain profile and K -factor when varying the capacitor, $C_{\rm b}$, in the bias circuit of the cascode stage is shown in Fig. [8.](#page-4-1) Therefore, it is necessary to design the peaking and *K*-factor characteristics of the entire amplifier considering all these factors. In this work, we used a well-modeled transistor and electromagnetic simulation of transmission lines to design an optimum peaking characteristic that takes stability into consideration and can compensate for the loss including packaging loss. "Optimal" in this work refers to a state where the *K*-factor is over 1, and the peaking gain is larger than the amount that can compensate for package loss and is the maximum value. The packaging loss will be discussed in the next section.

Fig. 6. (a) Simulation result of the output impedance of unit gain cell. Simulation result of (b) dc-normalized transmittance, (c) characteristic impedance, and (d) group delay of output ATL in the unit cell with and without CSP.

IV. MODULE DESIGN

Fig. $9(a)$ and [\(b\)](#page-4-2) shows the simplified overall configuration of the 1- and 0.8-mm module, respectively. We used edge-mount-type coaxial connectors as the interfaces of the input and output. In the 1- and 0.8-mm connectors, only the lowest order TEM mode can ideally propagate up to 133 and 166 GHz, respectively [\[24\],](#page-10-19) [\[25\]. T](#page-10-20)he amplifier IC was mounted onto the module substrate by flip-chip bonding, which yields a shorter wire length and lower inductance than that of wire bonding, and, as a result, lower loss and lower reflection. A cross-sectional view around the flip-chip bonding of the signal pads is shown in Fig. $9(c)$. The bumps for flip-chip bonding are made of Au, and their height after bonding is around 30 μ m. An underfill was inserted between the module substrate and the amplifier IC to maintain the strength of the flip-chip bonding. The impedance of the RF lines on the module substrate was designed with consideration of the relative permittivity and loss tangent of the underfill. The module substrate is made of quartz glass, which has a loss tangent of 0.0001 and a relative permittivity of 3.8 at 10 GHz. The low-loss tangent contributes to reducing the loss of the packaging. The RF lines on the module substrate are based on

Fig. 7. Simulation result of (a) gain and (b) *K*-factor of overall amplifier IC when varying length of TLb of CSP.

Fig. 8. Simulation result of (a) gain and (b) *K*-factor of overall amplifier IC when varying C_b of CSP.

CPW. (The layout of the RF lines is not shown in this article). In the module, there is also a dc bias network consisting of decoupling capacitors to suppress the resonance at low frequencies caused by the inductance of wires. (The circuit of the dc bias network is not shown in this article.) At the connection part between the connector and the module substrate, a GB was placed on either side of the signal line, as shown in Fig. $9(d)$. The GBs were used to communize the ground between the coaxial connector and the module substrate for the loss reduction and to enable a smooth

Fig. 9. Simplified configuration of amplifier module. (a) 1-mm module, (b) 0.8-mm module, (c) cross-sectional view around flip-chip bonding, and (d) connecting part between the coaxial connector and module substrate.

Fig. 10. Simulation result of thru-line TEG module.

Fig. 11. Measured S-parameters of thru-line TEG module with 1-mm connectors.

transition from the lowest order TEM mode of the coaxial structure to a quasi-TEM mode of the planar transmission line structure. If the GBs are not used, multiple reflections and unnecessary radiation will occur at the connection part due to the uneven mode transition, causing ripples and losses even at low frequencies. The GB thickness should be optimized to

Fig. 12. Measured S-parameters of thru-line TEG module with 0.8-mm connectors.

Fig. 13. Photographs of (a) amplifier IC for 1-mm module and (b) 1-mm module.

Fig. 14. Measured S-parameters of amplifier IC for 1-mm module.

achieve low loss over a wideband. Fig. [10](#page-4-3) shows the simulated transmittance of a thru-line test elementary group (TEG) module where a thru-line-substrate around 2 mm in length and coaxial connectors are connected. It can be seen that low loss is feasible over 160 GHz by using GBs that are of optimum thickness. Figs. [11](#page-4-4) and [12](#page-5-0) show the measured S-parameter of the thru-line TEG modules with 1- and 0.8-mm coaxial connectors. For the 1-mm thru-line TEG module, the loss has a slope of around −2 dB toward 110 GHz. For the 0.8-mm thru-line TEG module, the loss has a slope of around −4 dB toward 165 GHz. The amplifier ICs are designed with peaking characteristics to compensate for these losses.

V. MEASUREMENT RESULTS

A. 1-mm Module

A photograph of the 1-mm module and the amplifier IC for the 1-mm module are shown in Fig. [13.](#page-5-1) The size of the

Fig. 15. Measured S-parameters of 1-mm module.

Fig. 16. Measured *K*-factor of amplifier IC and 1-mm module.

Fig. 17. Measured group delay of amplifier IC and 1-mm module.

amplifier IC is 0.87×0.95 mm, and that of the amplifier module is 15×45 mm. Both the IC and the module consume a current of 120 mA with a supply voltage *V*EE of −4.5 V, which corresponds to a power consumption of 540 mW. As a breakdown of the current consumption, 30 mA flows to the transistors in the six-stage unit gain cells. Each transistor consumes 5 mA corresponding to the current density of 10 mA/ μ m². The other currents flow into the bleeder resistors of the bias circuits in the unit gain cells and the input termination resistors.

To operate the amplifier IC, it is necessary to supply the bias voltage $(V_b$ in Fig. [3\)](#page-1-2) and the power supply voltage (*VEE*) in Fig. [3\)](#page-1-2) from outside. These voltages are supplied through the dc pads placed at the upper and lower sides of the IC [Fig. $12(a)$]. DC blocks must be used to connect the amplifier module to other equipment because the signal input and output are dc coupled.

Fig. 18. Measured input and output power characteristics of 1-mm module at 50 and 100 GHz.

Fig. 19. Measured frequency characteristic of saturation power and OP1dB of 1-mm module.

Fig. 20. Measured NF of 1-mm module.

The amplifier module is designed to operate normally within a temperature rise of 50° above the ambient temperature. A thermal simulation of the flip-chip packaging under severe conditions without inserting an underfill showed that the temperature rise on the chip surface (flip-chip surface) was less than 50◦ above the ambient temperature (room temperature). Furthermore, since the underfill is actually placed between the chip and the module substrate, the heat from the chip diffuses more easily to the module substrate. Therefore, it is assumed that the actual temperature rise does not significantly affect the operation of the amplifier module.

Fig. [14](#page-5-2) shows the S-parameters of the amplifier IC for the 1-mm module measured using a VNA (Anritsu VectorStar ME7838G) in an on-wafer environment. The gain measured

Fig. 21. Measured input and output waveforms of (a) 128-GBaud NRZ (128 Gb/s) and (b) 112-GBaud PAM4 (224 Gb/s) and *Y* -axis: 100 mV/div and *X*-axis: 5ps/div.

Fig. 22. Photograph of the dual module.

Fig. 23. Measured S-parameters of dual module.

at 100 MHz is 7.5 dB. Note that 100 MHz is a frequency we set in the measurement equipment and is not the lower limit of the amplifier because the signal ports of our amplifier are dc coupled. The −3-dB bandwidth is 208 GHz. The maximum peaking gain is $+6.4$ dB around 175 GHz. The return loss up to 125 GHz is less than −12 dB.

The measured S-parameters of the 1-mm module up to 130 GHz are shown in Fig. [15.](#page-5-3) The gain at 100 MHz and the −3-dB bandwidth are 7.3 dB and over 130 GHz, respectively.

Fig. 24. Photographs of (a) amplifier IC for 0.8-mm module and (b) 0.8-mm module.

Fig. 25. Measured S-parameters of amplifier IC for 0.8-mm module.

Fig. 26. Measured S-parameters of 0.8-mm module.

The return loss is less than -10 dB up to 110 GHz. The peaking gain is $+5$ dB at 130 GHz, which indicates that an additional loss of components connected to the amplifier module can be further compensated for. Fig. [16](#page-5-4) shows the measured *K*-factor of the amplifier IC and the 1-mm module. Due to the use of peaking circuits, the *K*-factor of the amplifier IC decreases to around 180 GHz but remains over 1. In contrast, the *K*-factor increases above 200 GHz as the amplifier gain decreases. Both the *K*-factors of the amplifier IC and amplifier module are over 1 through their band, which indicates that they are stable.

Fig. [17](#page-5-5) shows the measured group delay of the amplifier IC and the 1-mm module. The group delay variation of the amplifier IC and the 1-mm module are less than ± 1.5 and \pm 7.5 ps, respectively, up to 100 GHz.

Fig. 27. Measured *K*-factor of amplifier IC and 0.8-mm.

Fig. 28. Measured group delay of amplifier IC and 0.8-mm module.

Fig. 29. Measured power characteristic of 0.8-mm module at 50 and 100 GHz.

Fig. 30. Measured frequency characteristic of saturation power and OP1dB of 0.8-mm module.

Fig. [18](#page-6-0) shows the power characteristics of the 1-mm module at 50 and 100 GHz measured using the VNA (Keysight N5291A) and power meter (Keysight U8489A). The saturation

	BW* (GHz)	f_{LOW}^* (GHz)	f_{High}^* (GHz)	Gain (dB)	Peaking gain (dB)	NF (dB)	DC. power $\overline{(mW)}$	OP1dB (dBm)	Max. PAE (%)	Chip Size (mm^2)	Technology
$[14]$	334	$\mathbf 1$	335	11	\sim	3	215	7.6 (~110 GHz)	4 @ 100 GHz	0.62	35 nm InGaAs mHEMT $(f_{\text{max}} > 1000 \text{ GHz})$
$[9]$	241	$\mathbf{1}$	242	10		N.A.	387	10 @ 10 GHz	$\overline{2}$ @ 10 GHz	0.82	250-nm InP DHBT $(f_{\text{max}} = 480 \text{ GHz})$
$[7]$	235	\overline{c}	237	16		< 10	117	N.A.	N.A.	0.41	250-nm InP DHBT $(f_{\text{max}} = 650 \text{ GHz})$
$[13]$	230	75	305	19	\blacksquare	N.A.	500	10 @ 95 GHz	3 @ 100 GHz 6 @ 200 GHz	1.68	35-nm InGaAs mHEMT $(f_{\text{max}} > 1000 \text{ GHz})$
[8]	207	$\pmb{0}$	207	13.5		N.A.	210	5 @ 50 GHz 3.7 @ 100 GHz	N.A.	0.28	250-nm InP DHBT $(f_{\text{max}}=650 \text{ GHz})$
$[17]$	180	0.5	181	18.7	\blacksquare	6	86	0 @100 GHz	N.A.	0.61	130-nm SiGe BiCMOS $(f_{\text{max}}=450 \text{ GHz})$
$[15]$	175	45	220	16	$+4$ (-200 GHz)	14	360	4.5 @ 130 GHz	N.A.	0.38	130-nm SiGe BiCMOS $(f_{\text{max}}=450 \text{ GHz})$
$[10]$	170	$\mathbf 1$	171	12		8 $(-50$ GHz)	180	8.4 @ 150 GHz	6	0.97	500-nm InP DHBT $(f_{\text{max}} = 490 \text{ GHz})$
[16]	160	90	250	13		N.A.	74	N.A.	N.A.	0.22	130-nm SiGe BiCMOS $(f_{\text{max}} = 500 \text{ GHz})$
[11]	159	$\mathbf{1}$	160	10.5	\mathbf{r}	10.1	N.A.	15 @ 55 GHz	12.5 @ 110 GHz	1.28	InP HBT $(f_{\text{max}} = 390 \text{ GHz})$
$[18]$	92	$\mathbf 0$	92	9.7	\sim	N.A.	73	N.A.	N.A.	0.45	45-nm SOI CMOS $(f_{\text{max}}=300 \text{ GHz})$
$[19]$	87	$\overline{4}$	91	$\overline{4}$	\blacksquare	4.2	90	10 @ 20 GHz	N.A.	0.8	45-nm SOI CMOS $(f_{\text{max}} > 200 \text{ GHz})$
$[12]$	85	60	145	6.5		10.5 @ 65 GHz	440	18.5 @ 75 GHz	19.2 @ 110 GHz	0.96	InP HBT $(f_{\text{max}} = 390 \text{ GHz})$
This work [6]	208	0.1 (DC coupled)	208	7.5	$+6.4$ (~175 GHz)	9	540	>6.8 @ 100 GHz	1.4 @ 100 GHz	0.82	250-nm InP DHBT $(fmax = 480$ GHz)
This Work	> 220	< 0.1 (DC coupled)	> 220	8.3	$+4.3$ (~165 GHz)	N.A.	540	>10.4 @ 50 GHz >8.6 @ 100 GHz	1.4 @ 100 GHz	0.82	250-nm InP DHBT $(f_{\text{max}}=480 \text{ GHz})$

TABLE II PERFORMANCE SUMMARY AND COMPARISON OF AMPLIFIER ICS

BW: -3 dB bandwidth f_{LOW}: Low-frequency cut-off f_{High}: High-frequency cut-off

power (*P*sat) and output 1-dB gain compression point (OP1dB) at 50 GHz are 11.4 and 10 dBm, respectively. P_{sat} and OP1dB at 100 GHz are 10.4 and 8.7 dBm, respectively. The frequency characteristic of the P_{sat} is also measured as shown in Fig. [19.](#page-6-1) *P*_{sat} is almost over 10 dBm up to 100 GHz. We also measured the NF of the 1-mm module using a VNA (N5291A) and the cold source method. The result is shown in Fig. [20.](#page-6-2) The NF is approximately 9 dB up to 64 GHz. The upper frequency of the measured NF was limited by our measurement setup.

Fig. [21\(a\)](#page-6-3) and [\(b\)](#page-6-3) shows two waveforms 128-GBaud NRZ and 112-GBaud PAM4, respectively, at the input and output of the 1-mm module with two dc blocks. To generate the input signals and observe the output signals, we used a PAM4 multiplexer (SHF 616B) and a sampling oscilloscope (Keysight N1045B). The signals were linearly amplified, and a sufficient eye opening was attained at the output of the amplifier module.

We also measured the S-parameter of a dual module consisting of two 1-mm modules and a dc block (Fig. [22\)](#page-6-4). The dc block used is the SHF DCB110R, the usable frequency range of which is 150 kHz–110 GHz as stated in the catalog. The results of the measured S-parameter are shown in Fig. [23.](#page-6-5) The gain at 100 MHz is 14.6 dB with a bandwidth of over 110 GHz. The peaking gain including loss of the dc block is +5.6 dB at 110 GHz. The return loss is less than −10 dB through the band. Due to the low reflection of the single module, the dual module also achieved a small gain ripple characteristic.

B. 0.8-mm Module

Photographs of the 0.8-mm module and the amplifier IC for the 0.8-mm module are shown in Fig. [24.](#page-7-0) The die area of the amplifier IC including the pads is 0.87×0.95 mm, and the 0.8-mm module is 14×32 mm. The power supply voltage and dc power consumption are −4.5 V and 540 mW, respectively. The amplifier IC for the 0.8-mm module was optimized from the one used in the 1-mm module. Its S-parameters were measured up to 220 GHz in an on-wafer probing environment using a VNA (Anritsu VectorStar ME7838G). The measure-ment results are shown in Fig. [25.](#page-7-1) The gain at 100 MHz is 8.3 dB, which is 0.8 dB higher than that of the amplifier IC for the 1-mm module. The bandwidth is over 220 GHz, which is 12 GHz higher than that of the amplifier IC for the 1-mm module. The peaking gain at 165 GHz is $+4.3$ dB. We also

	Amplifier Module									
Ref.	BW (GHz)	Gain (dB)	DC power (mW)	Psat (dBm)	OP _{1dB} (dBm)	Module substrate	Bonding	Connector	Package loss (dB)	
$[22]$	110	16.4	420	N.A.	N.A.	Quartz glass	wire	1 mm coaxial	3.1 110 GHz $^\circledR$	
$[23]$	108	8	585	10 100 GHz $^{\textregistered}$	7.6 @ 100 GHz	N.A.	Flip-chip	Push-on- type	N.A.	
$[21]$	97	7.8	N.A.	N.A.	N.A.	Polyimide	Flip-chip	\blacksquare	3 110 GHz $^{\circledR}$	
This work [6]	130	7.3	540	11.4 @ 50 GHz 10.4 @ 100 GHz	10 @ 50 GHz 8.7 @ 100 GHz	Quartz glass	Flip-chip	1 mm coaxial	2 @ 110 GHz	
This work	165	8.3	540	12 @ 50GHz 10.2 @ 100 GHz	10.4 @ 50 GHz 8.6 @ 100 GHz	Quartz glass	Flip-chip	0.8 mm coaxial	1.3 110 GHz @ 4 165 GHz @	

TABLE III PERFORMANCE SUMMARY AND COMPARISON OF AMPLIFIER MODULES

used the VNA to measure the S-parameters of the 0.8-mm module up to 165 GHz. As shown in Fig. [26,](#page-7-2) the 0.8-mm module achieved a gain of 8.3 dB at 100 MHz and a bandwidth of 165 GHz. We determined that the loss from packaging was sufficiently compensated for by the peaking characteristic of the amplifier IC. Fig. [27](#page-7-3) shows the measured *K*-factor of the amplifier IC and the 0.8-mm module. Both have a *K*-factor over 1 throughout their band and are stable. Fig. [28](#page-7-4) shows the measured group delay of the amplifier IC and the 0.8-mm module. The group delay variation of the amplifier IC and the 0.8-mm module are less than ± 3.5 and ± 8 ps, respectively, up to 100 GHz.

Fig. [29](#page-7-5) shows the power characteristics of the 0.8-mm module at 50 and 100 GHz, measured with the VNA (Keysight N5291A) and the power meter (Keysight U8489A). The P_{sat} and OP1dB at 50 GHz are 12 and 10.4 dBm, respectively. The P_{sat} and OP1dB at 100 GHz are 10.2 and 8.6 dBm, respectively. The frequency characteristic of the P_{sat} is also measured as shown in Fig. [30.](#page-7-6) P_{sat} is almost over 10 dBm up to 100 GHz.

Table II shows a comparison of our amplifier IC with other state-of-the-art amplifier ICs. Ours is one of the amplifiers that exceeds the 200-GHz bandwidth. Among them, it achieves the highest peaking gain of over $+6$ dB. Table [III](#page-9-4) shows a comparison of our module with other state-of-theart amplifier modules. Among the other amplifier modules with a 1-mm connector, ours achieved the widest bandwidth of over 130 GHz and the lowest return loss of −10 dB up to 110 GHz. Our 0.8-mm module is the first ever amplifier module with 0.8-mm connectors, and its bandwidth of 165 GHz is also the widest ever reported.

VI. CONCLUSION

Wideband baseband amplifier ICs were designed and fabricated in our in-house developed 250-nm InP DHBT technology for 100–150-GHz bandwidth applications. In addition, we proposed combining RCD and CSP circuits to achieve a broadband peaking characteristic and a wide bandwidth. The fabricated amplifier ICs achieved a bandwidth of over 200 GHz. Furthermore, we applied the amplifier ICs to amplifier modules with 1-mm coaxial connectors and 0.8-mm coaxial connectors. The amplifier ICs were mounted on a quartz glass-based substrate by flip-chip bonding to avoid large reflection and loss. A GB was used at the connection part between the module substrate and the coaxial connector to suppress radiation loss. The fabricated amplifier module with 1-mm coaxial connectors achieved a 7.3-dB gain with a 130-GHz bandwidth. The fabricated amplifier module with 0.8-mm connectors achieved an 8.3-dB gain with a 165-GHz bandwidth, which is the widest reported thus far.

ACKNOWLEDGMENT

The authors would thank Takada RF Labs Inc., Hadano, Japan, for fruitful discussions on the assembly and packaging of the amplifier module.

REFERENCES

- [\[1\] M](#page-0-0). Nakamura et al., "192-Gbaud signal generation using ultra-broadband optical frontend module integrated with bandwidth multiplexing function," in *Proc. Opt. Fiber Commun. Conf. Exhib. (OFC)*, Mar. 2019, pp. 1–3.
- [\[2\] O](#page-0-1). Ozolins et al., "Optical amplification-free 200 Gbaud on-off keying link for intra-data center communications," in *Proc. Opt. Fiber Commun. Conf. Exhib. (OFC)*, Mar. 2022, pp. 1–3.
- [\[3\] T](#page-0-2). Roberts and J. Martens, "The flanged coaxial connector system: Enabling DC-220 GHz connections," *Anritsu Tech. Bull.*, vol. 95, pp. 57–62, Mar. 2020.
- [\[4\]](#page-0-3) *Keysight Real Time Oscilloscope*. Accessed: Oct. 24, 2022. [Online]. Available: https://www.keysight.com/en/pdx-2935714-pn-UXR1102A/ 110-ghz-2-channel-uxr-series-real-time-infiniium-oscilloscope?cc= CA&lc=eng
- [\[5\] W](#page-0-4). S. Percival, "Thermionic valve circuits," British Patent 460 562, Jul. 24, 1936.
- [\[6\] T](#page-0-5). Jyo, M. Nagatani, M. Mutoh, Y. Shiratori, H. Wakita, and H. Takahashi, "An over 130-GHz-bandwidth InP-DHBT baseband amplifier module," in *Proc. IEEE BiCMOS Compound Semiconductor Integr. Circuits Technol. Symp. (BCICTS)*, Dec. 2021, pp. 1–4, doi: [10.1109/BCICTS50416.2021.9682479.](http://dx.doi.org/10.1109/BCICTS50416.2021.9682479)
- [\[7\] K](#page-0-6). Eriksson, I. Darwazeh, and H. Zirath, "InP DHBT distributed amplifiers with up to 235-GHz bandwidth," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1334–1341, Apr. 2015, doi: [10.1109/TMTT.2015.2405916.](http://dx.doi.org/10.1109/TMTT.2015.2405916)
- [\[8\] S](#page-0-7). Giannakopoulos, K. Eriksson, I. Darwazeh, Z. S. He, and H. Zirath, "Ultra-broadband common collector-cascode 4-cell distributed amplifier in 250 nm InP HBT technology with over 200 GHz bandwidth," in *Proc. 12th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Oct. 2017, pp. 142–145, doi: [10.23919/EuMIC.2017.8230680.](http://dx.doi.org/10.23919/EuMIC.2017.8230680)
- [\[9\] T](#page-0-8). Jyo et al., "A 241-GHz-bandwidth distributed amplifier with 10-dBm P1dB in 0.25-µm InP DHBT technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2019, pp. 1430–1433, doi: [10.1109/MWSYM.2019.8700975.](http://dx.doi.org/10.1109/MWSYM.2019.8700975)
- [\[10\]](#page-0-9) T. Shivan et al., "Performance analysis of a low-noise, highly linear distributed amplifier in 500-nm InP/InGaAs DHBT technology," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 12, pp. 5139–5147, Dec. 2019, doi: [10.1109/TMTT.2019.2947664.](http://dx.doi.org/10.1109/TMTT.2019.2947664)
- [\[11\]](#page-0-10) N. L. K. Nguyen, D. P. Nguyen, A. N. Stameroff, and A.-V. Pham, "A 1–160-GHz InP distributed amplifier using 3-D interdigital capacitors," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 5, pp. 492–495, May 2020, doi: [10.1109/LMWC.2020.2980280.](http://dx.doi.org/10.1109/LMWC.2020.2980280)
- [\[12\]](#page-0-11) N. L. K. Nguyen, N. S. Killeen, D. P. Nguyen, A. N. Stameroff, and A.-V. Pham, "A wideband gain-enhancement technique for distributed amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 9, pp. 3697–3708, Sep. 2020, doi: [10.1109/TMTT.2020.3006165.](http://dx.doi.org/10.1109/TMTT.2020.3006165)
- [\[13\]](#page-0-12) F. Thome and A. Leuther, "A 75-305-GHz power amplifier MMIC with 10–14.9-dBm pout in a 35-nm InGaAs mHEMT technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 31, no. 6, pp. 741–743, Jun. 2021, doi: [10.1109/LMWC.2021.3058101.](http://dx.doi.org/10.1109/LMWC.2021.3058101)
- [\[14\]](#page-0-13) F. Thome and A. Leuther, "First demonstration of distributed amplifier MMICs with more than 300-GHz bandwidth," *IEEE J. Solid-State Circuits*, vol. 56, no. 9, pp. 2647–2655, Sep. 2021, doi: [10.1109/JSSC.2021.3052952.](http://dx.doi.org/10.1109/JSSC.2021.3052952)
- [\[15\]](#page-0-14) P. V. Testa, C. Carta, U. Jörges, and F. Ellinger, "Analysis and design of a 30-to 220-GHz balanced cascaded single-stage distributed amplifier in 130-nm SiGe BiCMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 5, pp. 1457–1467, May 2018, doi: [10.1109/JSSC.2018.](http://dx.doi.org/10.1109/JSSC.2018.2797240) [2797240.](http://dx.doi.org/10.1109/JSSC.2018.2797240)
- [\[16\]](#page-0-15) P. V. Testa, R. Paulo, C. Carta, and F. Ellinger, "250 GHz SiGe-BiCMOS cascaded single-stage distributed amplifier," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Oct. 2015, pp. 1–4, doi: [10.1109/CSICS.2015.7314459.](http://dx.doi.org/10.1109/CSICS.2015.7314459)
- [\[17\]](#page-0-16) D. Fritsche, G. Tretter, C. Carta, and F. Ellinger, "A trimmable cascaded distributed amplifier with 1.6 THz gain-bandwidth product," *IEEE Trans. Terahertz Sci. Technol.*, vol. 5, no. 6, pp. 1094–1096, Nov. 2015, doi: [10.1109/TTHZ.2015.2482940.](http://dx.doi.org/10.1109/TTHZ.2015.2482940)
- [\[18\]](#page-0-17) J. Kim and J. F. Buckwalter, "A 92 GHz bandwidth distributed amplifier in a 45 nm SOI CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 21, no. 6, pp. 329–331, Jun. 2011, doi: [10.1109/LMWC.2011.2139197.](http://dx.doi.org/10.1109/LMWC.2011.2139197)
- [\[19\]](#page-0-18) J.-O. Plouchart et al., "A 4–91-GHz traveling-wave amplifier in a standard 0.12-µm SOI CMOS microprocessor technology," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1455–1461, Sep. 2004, doi: [10.1109/JSSC.2004.831612.](http://dx.doi.org/10.1109/JSSC.2004.831612)
- [\[20\]](#page-0-19) N. Kashio, K. Kurishima, M. Ida, and H. Matsuzaki, "Over 450-GHz f^t and fmax InP/InGaAs DHBTs with a passivation ledge fabricated by utilizing SiN/SiO₂ sidewall spacers," IEEE Trans. Elec*tron Devices*, vol. 61, no. 10, pp. 3423–3428, Oct. 2014, doi: [10.1109/TED.2014.2349872.](http://dx.doi.org/10.1109/TED.2014.2349872)
- [\[21\]](#page-0-20) S. Masuda et al., "A 100-GHz distributed amplifier in chip-size package," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2, Jun. 2003, pp. 1029–1032, doi: [10.1109/MWSYM.2003.1212544.](http://dx.doi.org/10.1109/MWSYM.2003.1212544)
- [\[22\]](#page-0-21) V. Hurm et al., "InP DHBT-based modulator driver module for 100 Gbit/s Ethernet applications," *Electron. Lett.*, vol. 45, no. 24, pp. 1264–1266, 2009.
- [\[23\]](#page-0-22) H. Wakita, T. Jyo, M. Nagatani, and H. Takahashi, "108-GHz-bandwidth compact InP-HBT baseband amplifier module with integrated DCblock functions," *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 6, pp. 711–714, Jun. 2023, doi: [10.1109/LMWT.2023.3243233.](http://dx.doi.org/10.1109/LMWT.2023.3243233)
- [\[24\]](#page-0-23) C. Tumbaga, "0.8 mm connectors enable D-band coaxial measurements," *Microw. J.*, pp. 6–12, Mar. 2019.
- [\[25\]](#page-0-24) *IEEE Standard for Precision Coaxial Connectors at RF, Microwave, and Millimeter-Wave Frequencies—Part 1: General Requirements, Definitions, and Detailed Specifications*, IEEE Standard 287.1-2021, Sep. 2021, pp. 1–136, doi: [10.1109/IEEESTD.2022.9889249.](http://dx.doi.org/10.1109/IEEESTD.2022.9889249)

Teruo Jyo (Member, IEEE) received the B.E. and M.E. degrees in electronics engineering from Keio University, Yokohama, Japan, in 2012 and 2014, respectively.

In 2014, he joined the Microsystem Integration Laboratories, Nippon Telegraph and Telephone (NTT) Corporation, Atsugi, Japan, where he is currently a Researcher with the NTT Device Technology Laboratories. His research interests are high-speed analog circuit for optical fiber communication and terahertz wave wireless communication

and imaging.

Mr. Jyo received the 2013 IEEE Radio and Wireless Symposium (RWS) Best Student Poster Award and the 2019 IEEE MTT-S Japan Young Engineer Award.

Munehiko Nagatani (Member, IEEE) received the M.S. and Ph.D. degrees in electrical and electronics engineering from Sophia University, Tokyo, Japan, in 2007 and 2021, respectively.

He joined the Nippon Telegraph and Telephone (NTT) Photonics Laboratories, NTT Corporation, Atsugi, Japan, in 2007, where he engaged in the research and development (R&D) of ultrahigh-speed analog and mixed-signal ICs for optical communications systems. He is currently with the NTT Device Technology Laboratories and NTT Network

Innovation Laboratories, NTT Corporation, where he is involved in R&D of extreme-broadband ICs for communications and emerging applications.

Dr. Nagatani is a member of the Institute of Electronics, Information and Communication Engineers (IEICE). He received the IEICE Young Researcher's Award in 2011; the 67th Maejima Hisoka Encouragement Award in 2022; the Commendation for Science and Technology by the Minister of Education, Culture, Sports, Science and Technology; and the Young Scientists' Award in 2022. He served as a Technical Program Committee (TPC) Member for the IEEE Compound Semiconductor Integrated Circuits Symposium (CSICS) from 2014 to 2017 and the IEEE International Solid-State Circuits Conference (ISSCC) from 2019 to 2023. He has been serving as a TPC member for the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS) since 2018.

Hitoshi Wakita (Member, IEEE) received the B.S. degree in organic and polymeric materials and the M.S. degree in chemistry and materials science from the Tokyo Institute of Technology, Tokyo, Japan, in 2008 and 2010, respectively.

In 2010, he joined the Nippon Telegraph and Telephone (NTT) Photonics Laboratories, NTT Corporation, Atsugi, Japan, where he has been engaged in research and development (R&D) of ultrahighspeed mixed-signal ICs and modules for optical communications systems and he is currently with the NTT Device Technology Laboratories.

Mr. Wakita is a member of The Japan Institute of Electronics Packaging (JIEP).

Miwa Mutoh (Member, IEEE) received the B.S. and M.S. degrees from the Department of Physics and Electronics, Osaka Prefecture University, Osaka, Japan, in 1996 and 1998, respectively.

In 1998, she joined the Nippon Telegraph and Telephone (NTT) Photonics Laboratories (currently, NTT Device Technology Laboratories), NTT Corporation, Atsugi, Kanagawa, Japan, where she was engaged in research of delta–sigma modulator using a resonant-tunneling diode quantizer. Her current research interests include high-reliability techniques

for indium phosphide (InP)-based heterojunction bipolar transistors (HBTs).

Hiroyuki Takahashi (Member, IEEE) received the B.S. and M.S. degrees in applied physics from Nagoya University, Nagoya, Japan, in 2001 and 2003, respectively, and the Ph.D. degree in advanced electronics and optical science from Osaka University, Osaka, Japan, in 2014.

In 2003, he joined the Nippon Telegraph and Telephone (NTT) Microsystem Integration Laboratories, NTT Corporation, Atsugi, Japan. He is engaged in research and development of millimeter wave (MMW)/THz monolithic microwave integrated cir-

cuits (MMICs). He is currently a Senior Research Engineer and a Supervisor with the NTT Device Technology Laboratories, NTT Corporation. His other research interests include ultrahigh-speed wireless technologies.

Dr. Takahashi is a member of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and the Institute of Electronics, Information and Communication Engineers (IEICE), Japan. He was a recipient of the 2008 Young Engineers Prize presented at the European Microwave Integrated Circuits Conference, the 2009 Radio Achievement Award of the Association of Radio Industries and Businesses, the 2010 Asia–Pacific Microwave Conference (APMC) Prize, the 2012 IEEE Microwave Theory and Techniques Society (IEEE MTT-S) Japan Young Engineer Award, and the 2012 Asia–Pacific Microwave Conference APMC Prize.

Yuta Shiratori (Member, IEEE) received the B.E., M.E., and Ph.D. degrees in electrical engineering from Hokkaido University, Sapporo, Hokkaido, Japan, in 2006, 2008, and 2011, respectively.

In 2011, he joined the Nippon Telegraph and Telephone (NTT) Photonics Laboratories, NTT Corporation, Atsugi, Kanagawa, Japan, where he engaged in research on ultrahigh-speed indium phosphide (InP)-based double heterojunction bipolar transistors. In 2014, he joined the NTT Device Technology Laboratories, NTT Corporation, where

he is currently a Senior Research Engineer with the Materials and Devices Laboratory, NTT Device Technology Laboratories.

Dr. Shiratori has been a member of the Technical Program Committee for the VLSI Symposium on Technology and Circuits since 2017.