



# Reconfigurable Hardware in Postsilicon Microarchitecture

Daniel J. Sorin, Duke University

*This installment of Computer's series highlighting the work published in IEEE Computer Society journals comes from IEEE Computer Architecture Letters.*

Computer architects want to design processors that are general purpose yet have the performance of special-purpose hardware tailored to each application. Recently, this goal has led to a proliferation of hardware accelerators for important tasks, including machine learning and cryptography. Despite the benefits of these accelerators, we cannot possibly

design and incorporate enough of them to benefit all of the workloads that the processor will run. In "Post-Silicon Microarchitecture," authors Kumar et al.<sup>1</sup> introduce a new microprocessor design that tightly integrates reconfigurable hardware [for example, a field-programmable gate array (FPGA)] that can be used to accelerate any application. While reconfigurable hardware itself is not new, its use in postsilicon microarchitecture (PSM) is radically different. Unlike schemes that use the reconfigurable hardware to implement the functionality of software idioms (that is, by configuring it to implement a frequently used function), PSM uses it to implement tailored microprocessor modules that can be used by a general-purpose processor. PSM can, for example, provide branch predictors and data prefetchers that are tailored to specific programs. These customized modules can, by virtue of being designed explicitly for individual programs, far outperform their general-purpose versions.

design and incorporate enough of them to benefit all of the workloads that the processor will run.

In "Post-Silicon Microarchitecture," authors Kumar et al.<sup>1</sup> introduce a new microprocessor design that tightly integrates reconfigurable hardware [for example, a field-programmable gate array (FPGA)] that can be used to accelerate any application.

While reconfigurable hardware itself is not new, its use in postsilicon microarchitecture (PSM) is radically different. Unlike schemes



The idea of PSM has great potential, and the article<sup>1</sup> further shows how to turn that potential into reality. Implementing PSM requires solving several engineering challenges, the most significant of which is providing an efficient interface between the general-purpose processor and the reconfigurable hardware. The design explicitly distinguishes between the PSM's reconfigurable fabric (PSM-RF) and the PSM agent (PSM-A), which serves as the interface between the PSM-RF and the general-purpose processor (see Figure 1). The PSM-A interfaces to this processor only at clearly defined observation and injection points. At observation points, such as the instruction commit stage, the PSM-A monitors what the processor is doing. At injection points, such as the instruction fetch stage, the PSM-A inserts information, such as a branch prediction or a prefetch instruction, into the general-purpose processor. The PSM-A must also bridge the performance gap between the high-frequency processor and the low-frequency PSM-RF.

The future of computer architecture is expected to rely increasingly upon special-purpose hardware, and it is imperative that the research community continue to innovate how it is

Custom (per Application) Microarchitecture Components  
(Such as Custom Branch Predictors and Prefetchers)




FIGURE 1. The organization of a PSM. CGRA: coarse-grained reconfigurable architecture.

PSM is an exciting new design paradigm in this space, and it opens up many new opportunities for computer architects.

used. PSM is an exciting new design paradigm in this space, and it opens up many new opportunities for computer architects. **C**

REFERENCE

1. C. Kumar et al., "Post-silicon microarchitecture," *IEEE Comput. Arch. Lett.*, vol. 19, no. 1, pp. 26–29, 2020. doi: 10.1109/LCA.2020.2978841.

**DANIEL J. SORIN** is a professor of electrical and computer engineering at Duke University, Durham, North Carolina, 27708, USA. He is editor in chief of *IEEE Computer Architecture Letters*. Contact him at sorin@ee.duke.edu.