# A BJT-Based 0.08-mm<sup>2</sup> Oversampling SAR Temperature-to-Digital Converter for Thermal Drift Compensation in MEMS Inertial Sensors

Antonio Aprile<sup>®</sup>, *Member, IEEE*, Michele Folz<sup>®</sup>, Daniele Gardino<sup>®</sup>, Piero Malcovati<sup>®</sup>, *Senior Member, IEEE*, and Edoardo Bonizzoni<sup>®</sup>, *Senior Member, IEEE* 

Abstract— This article describes a BJT-based oversampling successive-approximation-register (SAR) temperature-to-digital converter (TDC) designed for the compensation of thermal drift in high-precision micro-electro-mechanical system (MEMS) inertial sensors, increasingly employed devices in modern motion sensing applications. The system features a fully current-mode processing architecture and combines the low conversion energy advantage of SAR solutions with the resolution refining capability peculiar to  $\Sigma \Delta$  modulators. Fabricated in a 180-nm CMOS technology, the TDC occupies a 0.08-mm<sup>2</sup> active area and draws 22  $\mu$ A from a 1.8-V supply, resulting in a 2.5-nJ energy per sample according to the proposed temperature-to-digital conversion process. Furthermore, the sensor exhibits a 1.06% worst case inaccuracy in the -20 °C to 80 °C temperature range after a first-order trim and offers a 158-mK resolution.

*Index Terms*—Current-mode, micro-electro-mechanical system (MEMS) thermal drift, oversampling successive-approximation-register (SAR) ADC, smart temperature sensor, temperature-to-digital converter (TDC).

#### I. INTRODUCTION

MOTION sensing based on micro-electro-mechanical systems (MEMSs) plays a key role in a wide variety of applications of great interest in the current tech market; inertial navigation systems (INSs) [1], high-precision Internetof-Things (IoT) nodes [2], consumer electronics devices [3], automotive ones [4], and many more [5], [6] usually rely on MEMS accelerometers and gyroscopes as inertial sensors, thanks to their compatibility with standard CMOS processes, compact size, and low cost [7]. One of the main issues affecting the performance of these devices is the temperature drift arising from the thermal expansion of the microstructures that compose them, resulting in a sensed quantity error which in many of the mentioned applications is not tolerable. For this reason, a first-order

Manuscript received 24 September 2023; revised 18 January 2024; accepted 30 January 2024. Date of current version 28 February 2024. The Associate Editor coordinating the review process was Dr. Jose A. Hidalgo-López. (Corresponding author: Antonio Aprile.)

Antonio Aprile, Piero Malcovati, and Edoardo Bonizzoni are with the Department of Electrical, Computer and Biomedical Engineering, University of Pavia, 27100 Pavia, Italy (e-mail: antonio.aprile01@universitadipavia.it; piero.malcovati@unipv.it; edoardo.bonizzoni@unipv.it).

Michele Folz and Daniele Gardino are with TDK InvenSense, 20057 Assago, Italy (e-mail: michele.folz@tdk.com; daniele.gardino@tdk.com). Digital Object Identifier 10.1109/TIM.2024.3366572 temperature compensation integrated circuit (IC) is often a requirement for both MEMS accelerometers [8], [9], [10], [11], [12], [13] and MEMS gyroscopes [1], [14], [15], [16], [17]. In this framework, temperature-to-digital converters (TDCs) are typically used [18]. Since the considered inertial sensors provide data in the digital domain, TDCs allow a straightforward combination of the sensed inertial quantity with the needed temperature information.

For the intended purpose, it is clear that the temperature compensation system plays an auxiliary role; accordingly, it should ensure a low impact on the performance and size of the whole inertial sensing system. Therefore, the TDC design should be driven by three main cornerstones.

- Its conversion energy should be kept as low as possible, especially considering that most of the mentioned applications are mobile and thus battery-powered; taking into account that state-of-the-art MEMS six-axis motion sensors (that embed both an accelerometer and a gyroscope) such as [19] or [20] require an energy of at least a few hundred nJ to generate an output sample, reasonably, the TDC should not exceed a conversion energy of about 10 nJ.
- 2) It should feature a relatively high area efficiency; considering that a standard 180-nm CMOS process and a BJT-based approach were adopted for the proposed design as will be recalled in the following of this article, the area target was set to 0.1 mm<sup>2</sup> according to the compactness level of the state-of-the-art temperature sensors designed in such a mature technology node like [21] or [22].
- 3) The temperature resolution and accuracy requirements are quite moderate as constrained by the noise and by the inaccuracy of the output of the MEMS sensors to be compensated [23]. In light of this, a 200-mK resolution and a 2% relative inaccuracy in the industrial temperature range (-20 °C to 80 °C) have been estimated as targets.

Among the various sensing possibilities, even if resistorbased TDCs offer a higher sensitivity resulting in a better energy efficiency [24], [25], [26], BJT-based solutions are preferred, thanks to their superior linearity performance, a primary requirement given the compensating nature of

© 2024 The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/



Fig. 1. Block diagram of the proposed TDC.

the temperature sensor. Taking the temperature-to-digital conversion process into account, two main approaches can be identified in this field. Low conversion energy designs typically use successive-approximation-register (SAR)-based ADCs to benefit from their relatively fast conversion process but are limited by a temperature resolution which commonly lies in the order of several hundreds of mK [27], [28], [29], [30]. Resolution-oriented designs, instead, usually rely on  $\Sigma \Delta$  modulators that can achieve a temperature resolution in the order of few tens of mK but, on the other hand, feature relatively long conversion times in the order of several ms [31], [32], [33], [34], [35].

In this article, which is an extension of [36], a TDC combining the advantages of these two approaches is presented. The system, whose block diagram is shown in Fig. 1, features two main innovations: the use of a thermal-noise-based oversampling SAR (OS-SAR) ADC to convert the temperature information into the digital domain and a fully current-mode design (except for the SAR logic, every block of Fig. 1 processes signals in the form of electrical currents).

The OS-SAR allows the achievement of a conversion energy of just 2.5 nJ while offering an effective resolution of 158 mK overcoming the quantization noise limitation of conventional SAR solutions [27], [28], [29], [30]; as addressed earlier, these values provide a performance suitable with the battery lifetime specifications of the system which houses the inertial sensors to be compensated and also with the noise level of their outputs. The fully current-mode processing architecture, moreover, allows sparing several adding and amplifying circuits inherently required in its voltage-domain counterpart resulting in an op-amp-less and compact design. Accordingly, special care was devoted to its area efficiency in order not to subtract active area to the inertial sensors and their readout circuits; the TDC was fabricated in a standard 180-nm CMOS process and occupies a silicon area of  $0.08 \text{ mm}^2$ , quite competitive value in such a mature technology node.

The rest of this article is organized as follows. Section II, besides further motivating the adopted current-mode approach,

discusses the proposed architecture with a focus on the transistor-level description of the main blocks of the TDC, Section III focuses on the temperature-to-digital conversion process, while Section IV presents the measurement results and includes a comparison of this work with other relevant ones in this framework. Conclusions are drawn in Section V.

## II. TDC ARCHITECTURE

Referring to the block diagram of Fig. 1, two parts can be identified within the TDC architecture: the analog front-end (AFE) and the OS-SAR ADC. The main circuit of the AFE is the bipolar core, which generates all the analog signals needed for the temperature-to-digital conversion: a proportional-to-absolute-temperature (PTAT) current ( $I_{PTAT}$ ) and two reference currents ( $I_{REF}$  and  $I'_{REF}$ ). The OS-SAR ADC, instead, consists of an 8-bit current-steering DAC (CS-DAC), a current comparator, and a SAR logic circuit, whose output is further processed by a 32× oversampling procedure. Moreover, the proper communication between the AFE module and the OS-SAR one is ensured by two dedicated interface circuits, the DAC interface and the current comparator interface.

Before moving to the circuit description of the main blocks of the proposed TDC, it is useful to further motivate the choice of a fully current-mode approach in comparison to the conventional voltage-mode SAR ADCs. The main advantage of the traditional charge redistribution SAR architectures is that the capacitive DAC they embed inherently offers a sample-and-hold (S/H) capability. However, in the temperature sensing framework no S/H circuit is needed since the information to be converted in the digital domain can be considered as a dc signal; consequently, it is worth to exploit the various benefits offered by processing signals in the current domain. First, as stated in the Introduction, the current-mode method does not require the use of operational amplifiers resulting in better compactness and reduced power consumption; indeed, signals in the form of electrical currents can be straightforwardly summed, scaled, and inverted without requiring extra circuitry which would increase the system complexity; as will be apparent in the following of this section, these basic operations are commonly required in a TDC design to set the desired conversion range, to quantize the analog input, to set the signal-to-noise ratio at the output of the AFE, and so on. In addition, the supply-voltage dependence of current-mode processing solutions is definitely less severe with respect to voltage-mode alternatives which also exhibit an upper limit for the signals to be processed (which does not exist adopting a current-mode approach) given by the supply voltage. Finally, CS-DACs typically offer significantly higher operating frequencies.

# A. Bipolar Core

Fig. 2 shows the complete schematic of the bipolar core circuit. It consists of two modules, PTAT cell and CTAT cell, both based on lateral NPN transistors; the first generates three replicas of a PTAT current ( $I_{PTAT}$ ,  $I_{PTAT1}$ , and  $I_{PTAT2}$ ), while the



Fig. 2. Schematic of the bipolar core circuit.

second generates two replicas of a complementary-to-absolutetemperature (CTAT) current ( $I_{CTAT1}$  and  $I_{CTAT2}$ ). These two cells share four bias voltages (bias<sub>1-4</sub>) which are generated within the PTAT cell and are inherently used to drive the CTAT cell; with this arrangement, the static startup circuit [37] used to wake the PTAT cell up automatically brings also the CTAT cell to the desired operating condition.

Focusing on the PTAT cell, transistors  $Q_1$  and  $Q_2$  have been designed with a 1:8 emitter area  $(A_E)$  ratio to be arranged in a common-centroid configuration; accordingly, the current flowing through  $R_1$  is PTAT ( $\Delta V_{\text{BE}}/R_1$ ). Since the  $\beta$  factor offered by the used NPN BJTs is relatively low ( $\approx 6$ ), a base current recovery structure has been implemented to preserve the integrity of this current signal throughout its delivery to the rest of the system. The native transistors  $M_{N1}$  and  $M_{N2}$ are used as current buffers and inherently bias the collectors of  $Q_1$  and  $Q_2$  at the same voltage;  $M_{N1}$  senses the sum of  $I_{B1}$  and  $I_{B2}$ , while  $M_{N2}$  senses  $I_C$ . Both these contributions are mirrored and recombined at the output according to

$$I_{\text{PTAT}} = \alpha I_C + \frac{\alpha}{2} (I_{B1} + I_{B2}) \tag{1}$$

where  $\alpha$  is the selected mirroring factor (the additional scaling factor 1/2 for the second term has been introduced to implement the average of  $I_{B1}$  and  $I_{B2}$ ). Consequently, the analytical expression of the signal containing the temperature information to be converted is well-approximated by

$$I_{\rm PTAT} = \alpha \cdot \frac{\Delta V_{\rm BE}}{R_1}.$$
 (2)

The same approach has also been adopted for the generation of  $I_{\text{PTAT1}}$  and  $I_{\text{PTAT2}}$ , which are replicas of  $I_{\text{PTAT}}$  needed for the generation of the reference currents for the OS-SAR ADC.

Shifting the focus on the CTAT cell, the  $I_C$  current is also mirrored to bias  $Q_3$  by means of the  $M_3-M_4/M_{19}-M_{20}$  cascode structure which, in addition, has been made programmable according to [38] for calibration purposes. Moreover, the same base current recovery contribution discussed before is injected into the drain of  $M_{N3}$  by means of the  $M_{11}-M_{12}/M_{21}-M_{22}$ mirror to make  $I_{\text{CTAT}}$  current equal to  $V_{\text{BE}}/R_2$ . Two replicas of  $I_{\text{CTAT}}$  ( $I_{\text{CTAT1}}$  and  $I_{\text{CTAT2}}$ ) are obtained by means of two additional mirrors and added to the corresponding PTAT signals to obtain  $I_{\text{REF}}$  and  $I'_{\text{REF}}$ , needed as references for the temperature-to-digital conversion process

$$_{\text{REF}} = \beta \cdot \frac{\Delta V_{\text{BE}}}{R_1} + \gamma \cdot \frac{V_{\text{BE}}}{R_2} \tag{3}$$

$$I'_{\text{REF}} = \frac{\beta}{k_1} \cdot \frac{\Delta V_{\text{BE}}}{R_1} + \frac{\gamma}{k_1} \cdot \frac{V_{\text{BE}}}{R_2} = \frac{I_{\text{REF}}}{k_1}$$
(4)

where  $\beta$  and  $\gamma$  are the scaling factors selected to implement the desired  $I_{\text{REF}}$  and  $I'_{\text{REF}}$  temperature dependence (shown in Section III) and where the attenuation factor  $k_1$  present in (4) has been designed to reduce the power consumed by the DAC interface.

Eq. (5) shows the implementative equations of the scaling factors under consideration while Table I reports the chosen values of the main design parameters of the bipolar core. While the choice of the unit emitter area  $(A_E)$  was made to ensure sufficient matching between the used bipolar transistors, the values of  $\alpha$ ,  $R_1$ , and  $R_2$  were determined within the power consumption versus ADC noise-limited resolution trade space

$$\begin{cases} \alpha = \frac{(W/L)_5}{(W/L)_3} = 2 \cdot \frac{(W/L)_{13}}{(W/L)_{11}} \\ \beta = \frac{(W/L)_7}{(W/L)_3} \\ \gamma = \frac{(W/L)_{25}}{(W/L)_{23}} \\ k_1 = \frac{(W/L)_7}{(W/L)_9} = \frac{(W/L)_{25}}{(W/L)_{27}}. \end{cases}$$
(5)

### B. 8-Bit CS-DAC With Split Stage

1

Bearing the block diagram of Fig. 1 in mind, the signals generated by the bipolar core are collected by two interface



Fig. 3. Schematic of the 8-bit CS-DAC with split stage.

TABLE I Selected Values of the Main Design Parameters of the Bipolar Core

$A_E$	$R_1$	$R_2$	$\alpha$	β	$\gamma$	$k_1$
$5\mu m \times 5\mu m$	$\sim 107~{\rm k}\Omega$	$3.25 \cdot R_1$	10	3.4	1	8

circuits (DAC interface and current comparator interface), which are basically NMOS current mirrors. Consequently, respectively according to (6) and (7),  $I''_{REF}$  is a  $1/k_2$ -scaled version of  $I'_{REF}$  while  $I_A$  and  $I_B$  are  $\eta$ -scaled replicas of  $I_{PTAT}$ and  $I_{REF} + I_{DAC}$ , respectively,  $I_{DAC}$  being the DAC output current

$$I_{\text{REF}}^{\prime\prime} = \frac{I_{\text{REF}}^{\prime}}{k_2} \tag{6}$$

$$\begin{cases} I_A = \eta \cdot I_{\text{PTAT}} \\ I_B = \eta \cdot (I_{\text{REF}} + I_{\text{DAC}}). \end{cases}$$
(7)

Current  $I''_{\text{REF}}$  is provided as reference to a PMOS 8-bit cascode CS-DAC, whose schematic is shown in Fig. 3 (every branch is marked with its mirroring factor with respect to the reference). This circuit is controlled by the binary code provided by the SAR logic: depending on the configuration of  $(b_0, b_1, \ldots, b_7)$ , a larger or smaller replica of  $I''_{REF}$  is provided as output current  $(I_{DAC})$ , while a smaller or larger replica is absorbed by a diode-connected transistor. To optimize the area of the circuit and the matching among the branches corresponding to the different binary weights, this mechanism has been implemented with the three sections highlighted in Fig. 3. The reference current level has been designed corresponding to the weight of eight LSBs adopting a mid-range approach; the maximum required mirroring factor with this solution (16) is eight times smaller with respect to a standard 8bit binary approach (128). In addition, the split stage block has been introduced to obtain a size restoration passing from the MSBs to the LSBs' section or, equivalently, to avoid all the CS-DAC mirrors to be insisting on one single reference branch; accordingly, an area optimization has been obtained



Fig. 4. Schematic of the current comparator.

and the matching requirements of the CS-DAC have been achieved with more ease. Finally, the proposed CS-DAC inherently restores the  $k_1$  and  $k_2$  scaling factors implemented within the generation of  $I'_{\text{REF}}$  and  $I''_{\text{REF}}$ ; indeed, by design

$$k_1 \cdot k_2 = 32 \tag{8}$$

so that the full-scale  $I_{\text{DAC}}$  current turns out to be equal to the previously discussed  $I_{\text{REF}}$  current.

#### C. Current Comparator

As will be addressed in detail in Section III, the operation of the proposed TDC is based on a successive approximation algorithm run at a 4 MHz clock frequency: the subsequent decisions of the current comparator about the polarity of the  $I_A - I_B$  difference drive the SAR logic block, which controls the CS-DAC described above. The schematic of the comparator is shown in Fig. 4; it is a current-adapted version of [39] featuring p-type current inputs which accept  $I_A$  and  $I_B$ . It is composed of a reset switch driven by the  $\phi_1$  signal, four complementary switches' pairs driven by the  $\phi_2$  signal, two diode-connected PMOS transistors, a p-type latched pair, an n-type latched one, and a set–reset latch at the output; its operation is organized according to the three phases resulting



Fig. 5. Waveforms of the main signals of the current comparator during two decision cycles (simulation results).

from the disoverlapped rising edge of  $\phi_1$  with respect to the falling edge of  $\phi_2$ , as illustrated by the conceptual waveforms of Fig. 4. When  $\phi_1$  is low and  $\phi_2$  is high (115 ns), the reset switch is on, forcing  $V_{A1} = V_{B1}$  while currents  $I_A$  and  $I_B$  are absorbed by the two sides of the p-type latched pair which stays balanced; the n-type latched pair is pulled to ground with  $V_{A2} = V_{B2} = 0$ . As soon as  $\phi_1$  gets high, the p-type latched pair is free to unbalance depending on which of  $I_A$ and  $I_B$  is more intense: if  $I_A > I_B$ ,  $V_{A1}$  falls while  $V_{B1}$  moves toward  $V_{DD}$ , vice versa if  $I_A < I_B$ . After 25 ns, when the direction of  $V_{A1}$  and  $V_{B1}$  is well-defined,  $\phi_2$  turns low kicking off the last phase of the comparison cycle which lasts for the remaining 110 ns. At this point, currents  $I_A$  and  $I_B$  are steered to the diode-connected PMOS transistors to avoid their influence on the decision transfer from the p-type latched pair to the n-type one which, implementing an additional positivefeedback gain stage, squares it at nodes  $V_{A2}$  and  $V_{B2}$ ; the information about the  $I_A - I_B$  sign is now available at these nodes and is finally processed by a simple set-reset latch which stores the comparator's decision until the next one is ready. Fig. 5 reports some transient analysis results of two comparison cycles simulated at room temperature (27 °C), confirming the previously described behavior. Finally, it is important to specify that the output branches of the current comparator interface have been designed to be identical to avoid a detrimental systematic offset within the comparator itself that may compromise its proper operation.

### **III. TEMPERATURE-TO-DIGITAL CONVERSION**

As anticipated, the proposed system provides digital temperature data according to a SAR algorithm; it is iterated for eight clock cycles resulting in 8-bit digital words generated in 2  $\mu$ s. The involved current signals, which get processed by the previously described comparator after a  $\eta$ -scaling (7), are  $I_{\text{PTAT}}$  and the sum of  $I_{\text{REF}}$  and  $I_{\text{DAC}}$ . Fig. 6 shows



Fig. 6. Temperature characteristics of  $I_{PTAT}$  and  $I_{REF}$  +  $I_{DAC}$  at the two extremes of the DAC input range (simulation results).



Fig. 7. Simulated TDC temperature characteristics: preconversion (blue) and postconversion (red).

them as a function of temperature in the all-zeros CS-DAC input condition (left) and in the all-ones one (right); taking Fig. 3 and (8) into account,

$$\begin{cases} I_{\text{DAC}}(00) = 0\\ I_{\text{DAC}}(FF) = \frac{255}{256} \cdot I_{\text{REF}}. \end{cases}$$
(9)

It can be noted that  $I_{\text{REF}} + I_{\text{DAC}}$ , with respect to which the temperature-to-digital conversion is carried out, is not a zero-temperature-coefficient (ZTC) signal but exhibits a slight positive slope; this feature has purposely been designed to improve the linearity of the TDC output in accordance with [40]. In addition, comparing the room temperature value of  $I_{\text{PTAT}}$  line of Fig. 6 with  $I_A$  waveform of the first strip of Fig. 5, observant readers can derive that  $\eta$  parameter introduced in (7) has been selected equal to 1/2. The 8-bit codes generated by the SAR conversion process track the PTAT input ( $I_{\text{PTAT}}$ ) downshifted by  $I_{\text{REF}}$ ; consequently, the normalized TDC digital output ( $\mu$ ) depends on the ratio between  $I_{\text{PTAT}} - I_{\text{REF}}$  and the full-scale CS-DAC current which is nothing but  $I_{\text{REF}}$  according to its restoring feature (8). Recalling (2) and (3),

$$\mu = \frac{I_{\text{PTAT}}}{I_{\text{REF}}} - 1 = \frac{\alpha \cdot \frac{\Delta V_{\text{BE}}}{R_1}}{\beta \cdot \frac{\Delta V_{\text{BE}}}{R_1} + \gamma \cdot \frac{V_{\text{BE}}}{R_2}} - 1.$$
(10)

This is fully confirmed in Fig. 7 where the TDC temperature characteristic is shown; the preconversion simulated digital output is compared with the actual ADC output and they turn out to be well-matched (given the number of bits, a proportionality factor of 255 is considered).



Fig. 8. SAR algorithm on  $I_{\text{PTAT}}$  and  $I_{\text{REF}}$  +  $I_{\text{DAC}}$  (noise transient simulation results).

To obtain an effective temperature resolution refinement, an oversampling procedure has been introduced at the output of the TDC (as indicated in the block diagram of Fig. 1); this approach, which requires the quantity to be processed to exhibit some kind of variability, has been possible thanks to the presence of electronic noise in the system. To support this, Fig. 8 shows the result of a noise transient simulation reporting the SAR algorithm iterated on  $I_{\text{PTAT}}$  and  $I_{\text{REF}} + I_{\text{DAC}}$ in action. It can be noted that the thermal noise affecting the two considered signals has no impact on the first decisions of the comparator; the last decisions, instead, are basically random as the comparator is no longer able to discriminate between  $I_{\text{PTAT}}$  and  $I_{\text{REF}} + I_{\text{DAC}}$ . This effect results in a degree of uncertainty among the TDC's output codes even considering a fixed temperature, making the aforementioned oversampling possible; in particular, this is done by collecting the results of 32 different 8-bit conversions on which a decimation is carried out (the decimation filter has been kept off-chip for testing flexibility reasons) improving the TDC's resolution at the cost of a longer conversion time (64  $\mu$ s). For the sake of generality, considering only the thermal noise contribution and an ideal decimator, this approach ensures a benefit of a factor  $\sqrt{2}$  to the resolution of the sensor for every doubling of the number of samples (N) used to build each refined one according to

$$\operatorname{Res}_{OS} = \frac{\operatorname{Res}_i}{\sqrt{N}} \tag{11}$$

where  $\text{Res}_i$  is the intrinsic resolution while  $\text{Res}_{OS}$  is the oversampled one. At first glance, the fact of having a resolution benefit, thanks to the presence of noise in the system, may sound paradoxical; however it is important to highlight that if there was no variability among the 8-bit samples generated by the TDC, the quantization noise would completely mask the analog temperature value which is instead digitally extractable with the proposed technique.

### **IV. MEASUREMENT RESULTS**

The proposed TDC was fabricated in a standard 180-nm CMOS process and both the AFE module and the OS-SAR one have been supplied at 1.8 V. Fig. 9 shows the chip micrograph and a magnification of its active area with its breakdown while the used measurement setup is reported in Fig. 10. Including pads, the die area is equal to  $1700 \times 1700 \ \mu m$  while the core



Fig. 9. Chip micrograph and magnified view of the active area with its breakdown.

is a 298 × 268  $\mu$ m rectangle (corresponding to an active area of less than 0.08 mm<sup>2</sup>). Because of the pad-limited scenario, the free space around the core has been exploited to place four filtering capacitors to clean up the supply voltage while the resulting lanes have been reserved for the interconnections of the signals of interest with the pads. Taking the active area breakdown into account, the arrangement of the main blocks of the TDC can be seen: the PTAT cell and the CTAT cell have been placed side by side in the upper part of the core with their startup circuit placed on top. In addition, it is clear that the CS-DAC is the most area consuming block due to the matching constraints of its branches and occupies the central part of the core; the SAR logic and the current comparator, instead, have been placed below. Finally, the dies were enclosed in DIL28 ceramic packages.

Twenty samples from one batch were characterized in a thermal chamber (Vötsch VT4004) from -20 °C to 80 °C with steps of 10 °C according to the measurement setup illustrated in Fig. 10. Each device under test (DUT) got supplied keeping the analog and the digital voltage domains separated (avdd and dvdd) while the reference clock signal was provided from outside for testing flexibility. On top of that, a LabVIEW-automated testing routine has been implemented; besides controlling the thermal chamber status performing the desired temperature sweep, exploiting an external data acquisition (DAQ) system and a flat cable, the 8-bit TDC output codestream was read and the needed calibration procedures were carried out.

## A. Power Consumption

The consumption measurements carried out on the fabricated samples showed that the analog part of the TDC draws about 13  $\mu$ A from the supply while the digital part draws about 9  $\mu$ A; considering that a 1.8-V supply voltage is adopted, in total the device consumes 39.6  $\mu$ W. Since the system is clocked at 4 MHz, the conversion energy of a digital sample refined according to the previously described temperature-to-digital conversion process turns out to be as low as 2.5 nJ (= 39.6  $\mu$ W × 250 ns × 8 × 32). Fig. 11 shows the power consumption breakdown among the main blocks of the TDC; the power consumption of the interface circuits has been included in the one of the neighboring blocks while the SAR logic one has been omitted due to its negligible contribution.



Fig. 10. Used measurement setup.



Fig. 11. TDC power consumption breakdown.

#### B. Temperature Inaccuracy and Linearity

The thermal response of the 20 measured samples was analyzed to evaluate the inaccuracy performance of the proposed TDC in the industrial temperature range. Fig. 12 (left) shows the measured untrimmed temperature characteristics in which the average TDC output code is considered; on the right, the correspondent temperature errors with the  $\pm 3\sigma$  limits are reported. It can be noted that the reported characteristics are affected by a spread that translates into a 13.52% worst case relative accuracy in the considered range of interest which is not compliant with the targeted application requiring a 2% or lower accuracy value. To improve temperature inaccuracy, in [36] the sensors were calibrated according to a room temperature (30 °C) offset compensation followed by a slope trimming on the basis of the upper bound (80 °C) temperature measurement exploiting the previously mentioned programmability of the collector current of  $Q_3$  [38]; with this approach, a 1.39% worst case inaccuracy was achieved. Alternatively, in this work, a more effective first-order calibration was carried out based on the 0 °C and 60 °C measured average codes. The resulting accuracy performance is reported in Fig. 13: the reduced spread of the resulting set of characteristics is clearly visible with a final temperature error well below ±1 °C. This corresponds to a 1.06% worst case relative inaccuracy meeting the desired performance level. The nonlinearity error of the proposed TDC was also measured. Fig. 14 reports the experimental



Fig. 12. Measured untrimmed TDC output characteristics with correspondent temperature errors (20 samples).



Fig. 13. Measured first-order trimmed TDC output characteristics with correspondent temperature errors (20 samples).

results collected on the same 20 samples discussed above; the observed worst case nonlinearity is approximately equal to  $\pm 1$  °C, while the  $\pm 3\sigma$  one, as highlighted by the reported limits, amounts to -1.33 °C/+1.09 °C.

## C. Temperature Resolution

To evaluate the TDC's resolution performance, 50000 samples were acquired and analyzed while keeping a fixed controlled temperature and a fixed trimming condition. As presented in Section III, the 8-bit samples generated by the OS-SAR ADC were processed by an off-chip decimation filter to study the proposed resolution refining process; considering



Fig. 14. Measured nonlinearity error (20 samples).



Fig. 15. Measured room temperature TDC output: 8-bit codestream (blue) and  $32 \times$  decimated codestream (red).



Fig. 16. TDC temperature resolution evaluation considering an oversampling factor of 32 (1562 samples).

an oversampling factor of 32, it was possible to examine more than 1500 refined digital samples. Fig. 15 shows the result of 256 8-bit room temperature conversions as an example (blue curve); in addition, the  $32 \times$  decimated codestream is superimposed (red curve) and clearly exhibits a strongly reduced variability confirming the effectiveness of the adopted technique. Taking all the 50 000 8-bit conversions into account, their measured nonoversampled rms resolution turns out to be equal to 902 mK; considering, instead, all the available refined samples whose complete statistical distribution is shown in Fig. 16, their resolution is equal to 158 mK in full accordance with (11). In addition, Fig. 17 reports the measured resolution as a function of the conversion time; this graph has been obtained by sweeping the number of samples involved in the decimation process (N): starting with N equal to 1 (corresponding to a 2- $\mu$ s conversion time, that is of single 8-bit conversions) at the left boundary, the shown curve is well-approximated by a straight line considering log-scaled



Fig. 17. Measured TDC resolution as a function of the conversion time with fit trend line.



Fig. 18. Measured TDC power spectral density (Hanning window, 2048 samples,  $16 \times$  averaging).

axes. This validates again the rule expressed within (11) and is further supported by the power spectral density shown in Fig. 18 which is purely white.

#### D. Prior Art Comparison

Table II reports a performance summary of this work and compares it with the recent BJT-based TDCs. Four SAR-based works and four  $\Sigma \Delta$ -based ones have been selected as frame of reference to highlight that the proposed TDC, employing an OS-SAR converter, combines the advantages of both approaches; accordingly, it exhibits an excellent conversion energy of 2.5 nJ while offering a 158-mK temperature resolution clearly being an intermediate solution between strongly low-energy oriented designs [27], [28], [29], [30] and high-resolution oriented ones [31], [32], [33], [34]. This results in a 63 pJ·K<sup>2</sup> resolution FoM [41].

In addition, considering the BJT-based works collected in [42] fabricated in similar technology processes with respect to the proposed one (130-, 160-, and 180-nm CMOS), the 0.08 mm<sup>2</sup> active area value turns out to be definitely competitive. This is further supported by the graphical comparison reported in Fig. 19 where conversion energy and area are taken into account. Alongside [29] and [43], the proposed TDC ranks among the best ones, leading the highlighted trend.

It is important to underline that the reported performance, in keeping with the policy adopted in the referenced works, does not include the power consumption and area of the decimation filter and of the clock generation circuit that, for testing flexibility reasons, have been kept off-chip. To further

	[27] ISSCC 2018	[28] SSC-L 2019	[29] TCAS-II 2020	[30] VLSI 2022	[31] TCAS-II 2019	[32] JSSC 2020	[33] TCAS-I 2020	[34] JSSC 2022	This work
ADC Type	SAR	SAR	SAR	SAR	$\frac{2019}{\Sigma\Delta 1}$	$\frac{2020}{\Sigma\Delta 2}$	$\frac{2020}{\Sigma\Delta 1}$	$\frac{2022}{\Sigma\Delta 2}$	OS-SAR
Technology [nm]	22	16	180	4	55	160	65	180	180
Area [mm <sup>2</sup> ]	0.004	0.0025	0.121	0.006	0.015	0.146	0.003	0.42	0.08
Temperature Range [°C]	-30 to 120	-15 to 105	-10 to 100	-10 to 100	-40 to 125	-40 to 180	-10 to 110	-50 to 180	-20 to 80
Supply Voltage [V]	1.0	0.85	1.0	1.0	1.0	1.8	1.3	1.5	1.8
Measured Samples	38	103	15	30	12	24	25	25	20
Relative Inaccuracy [%]	1.43 <sup>a</sup>	2.92 <sup>a</sup>	4.27 <sup>b</sup>	3.25 <sup>b</sup>	2.06 <sup>a</sup>	0.18 <sup>a</sup>	2.25 <sup>b</sup>	0.39 <sup>a</sup>	1.77 <sup>a</sup> /1.06 <sup>b</sup>
Trimming Points	1	0	1	2	0	1	2	1	2
Power [µW]	50	18	0.0005	64	37	9.8	111.8	3.8	39.6
Conversion Time [ms]	0.032	0.013	200	0.011	32.8	20	4.1	8.3	0.064
Conversion Energy [nJ]	1.6	0.23	0.098	0.7	1214	195	460	32.5	2.5
Resolution [mK]	580	300	590	460	20	23	65	18	158
Resolution FoM <sup>c</sup> [pJ·K <sup>2</sup> ]	538	21	34	148	486	103	1944	10	63

TABLE II PERFORMANCE SUMMARY AND COMPARISON WITH RECENT BJT-BASED TDCs

<sup>a</sup> $\pm 3\sigma$  inaccuracy. <sup>b</sup>Worst case inaccuracy. <sup>c</sup>Defined in [41].



Fig. 19. Graphical comparison of the proposed TDC with state-of-the-art works taking conversion energy and area into account.

clarify the practical applicability of the proposed TDC, it is useful to discuss their impact if embedded within the presented IC. As concerns the digital filter, it is reasonable to assume that both its consumed power and its area occupation would be comparable to the SAR logic included in the proposed system since it exhibits a similar complexity; its power consumption, as reported in Section IV-A, is negligible with respect to the other items of the breakdown while its area, as visible in Fig. 9, is rather limited. The clock generation circuit, conversely, would contribute to a nonnegligible power consumption and area; indeed, state-of-the-art MHz-range oscillators commonly exhibit a power consumption in the order of tens of  $\mu W$  while occupying at least 0.01 mm<sup>2</sup> [44], [45], [46]. Nevertheless, since the clock generation circuit would not serve the proposed TDC alone but an entire inertial measurement unit which commonly features area and power of over an order of magnitude higher, its impact on the reported performance would be particularly small.

# V. CONCLUSION

A TDC for the temperature compensation of high-precision MEMS inertial sensors has been presented. Featuring a BJT-based analog core, the system fully operates in the current-mode domain achieving a significant degree of compactness (active area of 0.08 mm<sup>2</sup>) considering the

adopted 180-nm CMOS technology node. In addition, the proposed solution combines the low conversion energy benefit of SAR TDCs with the resolution refining capability of  $\Sigma \Delta$ -based solutions using an OS-SAR ADC to obtain temperature-dependent digital data. With a total power consumption of 39.6  $\mu$ W, the system achieves a 158-mK temperature resolution with a conversion energy of just 2.5 nJ, excellent performance level to ensure an adequate lifetime of the battery supplying the motion sensors to be compensated and considering the noise affecting the sensed inertial signals. Finally, the 1.06% worst case inaccuracy resulting from the 20 samples characterized in the -20 °C to 80 °C temperature range after a first-order calibration turns out to be in line with the requirements of the considered application.

#### REFERENCES

- Y. Zhao et al., "A sub-0.1°/h bias-instability split-mode MEMS gyroscope with CMOS readout circuit," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2636–2650, Sep. 2018.
- [2] Z.-H. Chen et al., "The design of aluminum nitride-based lead-free piezoelectric MEMS accelerometer system," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 4399–4404, Oct. 2020.
- [3] S. A. R. Bukhari, M. M. Saleem, A. Hamza, and S. A. Bazaz, "A novel design of high resolution MEMS gyroscope using modelocalization in weakly coupled resonators," *IEEE Access*, vol. 9, pp. 157597–157608, 2021.
- [4] J. Cui and Q. Zhao, "A high-performance tactical-grade monolithic horizontal dual-axis MEMS gyroscope with off-plane coupling suppression silicon gratings," *IEEE Trans. Ind. Electron.*, vol. 69, no. 11, pp. 11765–11773, Nov. 2022.
- [5] Y. Furubayashi et al., "A 22-ng/√ Hz 17-mW capacitive MEMS accelerometer with electrically separated mass structure and digital noise-reduction techniques," *IEEE J. Solid-State Circuits*, vol. 55, no. 9, pp. 2539–2552, Sep. 2020.
- [6] H. Zhang et al., "A high-performance mode-localized accelerometer employing a quasi-rigid coupler," *IEEE Electron Device Lett.*, vol. 41, no. 10, pp. 1560–1563, Oct. 2020.
- [7] S. Finkbeiner, "MEMS for automotive and consumer electronics," in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2013, pp. 9–14.
- [8] S. A. Zotov, B. R. Simon, A. A. Trusov, and A. M. Shkel, "High quality factor resonant MEMS accelerometer with continuous thermal compensation," *IEEE Sensors J.*, vol. 15, no. 9, pp. 5045–5052, Sep. 2015.

- [9] Y. Zhao et al., "A sub-µg bias-instability MEMS oscillating accelerometer with an ultra-low-noise read-out circuit in CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 9, pp. 2113–2126, Sep. 2015.
- [10] J. He, J. Xie, X. He, L. Du, and W. Zhou, "Analytical study and compensation for temperature drifts of a bulk silicon MEMS capacitive accelerometer," *Sens. Actuators A, Phys.*, vol. 239, pp. 174–184, Mar. 2016.
- [11] Y. Liu and T. Ma, "Parasitic resistance-based high precision capacitive MEMS accelerometer phase shift and its usage for temperature compensation," *IEEE Sensors J.*, vol. 18, no. 2, pp. 629–634, Jan. 2018.
- [12] Y. Wang et al., "A MEMS resonant accelerometer with high performance of temperature based on electrostatic spring softening and continuous ring-down technique," *IEEE Sensors J.*, vol. 18, no. 17, pp. 7023–7031, Sep. 2018.
- [13] T. Xu, X. Xu, D. Xu, Z. Zou, and H. Zhao, "Low-cost and efficient thermal calibration scheme for MEMS triaxial accelerometer," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–9, 2021.
- [14] S. Chong et al., "Temperature drift modeling of MEMS gyroscope based on genetic-elman neural network," *Mech. Syst. Signal Process.*, vols. 72–73, pp. 897–905, May 2016.
- [15] C. Shen, J. Li, X. Zhang, J. Tang, H. Cao, and J. Liu, "Multi-scale parallel temperature error processing for dual-mass MEMS gyroscope," *Sens. Actuators A, Phys.*, vol. 245, pp. 160–168, Jul. 2016.
- [16] H. Cao et al., "A temperature compensation approach for dual-mass MEMS gyroscope based on PE-LCD and ANFIS," *IEEE Access*, vol. 9, pp. 95180–95193, 2021.
- [17] A. Buffoli, M. Gadola, M. Sansa, and G. Langfelder, "0.02 °/h, 0.004 °/√h, 6.3-mA NEMS gyroscope with integrated circuit," *IEEE Trans. Instrum. Meas.*, vol. 72, pp. 1–8, 2023.
- [18] A. Aprile, E. Bonizzoni, and P. Malcovati, "Temperature-to-digital converters' evolution, trends and techniques across the last two decades: A review," *Micromachines*, vol. 13, no. 11, p. 2025, Nov. 2022.
- [19] TDK InvenSense. (2023). ICM-42670-P Datasheet. Accessed: 23, Sep. 2023. [Online]. Available: https://invensense.tdk.com/downloadpdf/icm-42670-p-datasheet/
- [20] Bosch Sensortec. (2023). BMI323 Datasheet. Accessed: Sep. 23, 2023. [Online]. Available: https://www.bosch-sensortec.com/products/motionsensors/imus/bmi323/
- [21] B. Wang, M.-K. Law, C.-Y. Tsui, and A. Bermak, "A 10.6 pJ·K2 resolution FoM temperature sensor using astable multivibrator," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 7, pp. 869–873, Jul. 2018.
- [22] N. G. Toth, Z. Tang, T. Someya, S. Pan, and K. A. A. Makinwa, "23.7 A BJT-based temperature sensor with ±0.1°C(3σ) inaccuracy from -55°C to 125°C and a 0.85pJ·K2 resolution FoM using continuoustime readout," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 358–360.
- [23] A. Ibrahim, A. Eltawil, Y. Na, and S. El-Tawil, "Accuracy limits of embedded smart device accelerometer sensors," *IEEE Trans. Instrum. Meas.*, vol. 69, no. 8, pp. 5488–5496, Aug. 2020.
- [24] H. Park and J. Kim, "A 0.8-V resistor-based temperature sensor in 65nm CMOS with supply sensitivity of 0.28 °C/V," *IEEE J. Solid-State Circuits*, vol. 53, no. 3, pp. 906–912, Mar. 2018.
- [25] J. A. Angevare and K. A. A. Makinwa, "A  $6800-\mu m^2$  resistorbased temperature sensor with  $\pm 0.35$  °C ( $3\sigma$ ) Inaccuracy in 180-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 10, pp. 2649–2657, 2019.
- [26] S. Pan and K. A. A. Makinwa, "A 10 fJ·K2 wheatstone bridge temperature sensor with a tail-resistor-linearized OTA," *IEEE J. Solid-State Circuits*, vol. 56, no. 2, pp. 501–510, Feb. 2021.
- [27] C.-Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein, and H.-J. Lee, "An 8b subtreshold hybrid thermal sensor with ±1.07°C inaccuracy and singleelement remote-sensing technique in 22nm FinFET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 318–320.
- [28] M. Eberlein and H. Pretl, "A no-trim, scaling-friendly thermal sensor in 16nm FinFET using bulk diodes as sensing elements," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 9, pp. 63–66, Sep. 2019.
- [29] B. Park, Y. Ji, and J.-Y. Sim, "A 490-pW SAR temperature sensor with a leakage-based bandgap-Vth reference," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 9, pp. 1549–1553, Sep. 2020.
- [30] Y. Li, D. E. Duarte, and Y. Fan, "A 90.9kS/s, 0.7nJ/conversion hybrid temperature sensor in 4nm-class CMOS," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2022, pp. 118–119.

- [31] Z. Tang, Y. Fang, Z. Huang, X.-P. Yu, Z. Shi, and N. N. Tan, "An untrimmed BJT-based temperature sensor with dynamic current-gain compensation in 55-nm CMOS process," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 10, pp. 1613–1617, Oct. 2019.
- [32] B. Yousefzadeh and K. A. A. Makinwa, "A BJT-based temperaturetodigital converter With a ±0.25 °C 3σ-inaccuracy from -40 °C to ±180 °C Using Heater-Assisted Voltage Calibration," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 2, pp. 369–377, 2020.
- [33] O. Bass and J. Shor, "A miniaturized 0.003 mm<sup>2</sup> PNP-based thermal sensor for dense CPU thermal monitoring," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 9, pp. 2984–2992, Sep. 2020.
- [34] B. Wang and M.-K. Law, "Subranging BJT-based CMOS temperature sensor with a ±0.45 °C inaccuracy (3σ) from -50 °C to 180 °C and a resolution-FoM of 7.2 pJ·K<sup>2</sup> at 150 °C," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3693–3703, Sep. 2022.
- [35] E. Moisello, C. M. Ippolito, G. Bruno, P. Malcovati, and E. Bonizzoni, "A MOS-based temperature sensor with inherent inaccuracy reduction enabled by time-domain operation," *IEEE Trans. Instrum. Meas.*, vol. 72, pp. 1–10, 2023.
- [36] A. Aprile, M. Folz, D. Gardino, P. Malcovati, and E. Bonizzoni, "A compact 2.5-nJ energy/conversion NPN-based temperature-to-digital converter with a fully current-mode processing architecture," in *Proc. IEEE 48th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2022, pp. 473–476.
- [37] F. Maloberti, Analog Design for CMOS VLSI Systems. New York, NY, USA: Springer, 2001, pp. 188–190.
- [38] A. Aprile, M. Folz, D. Gardino, P. Malcovati, and E. Bonizzoni, "A onepoint exponential trimming technique for an effective suppression of process spread in BJT-based temperature processing circuits," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2022, pp. 881–884.
- [39] G. M. Yin, F. O. Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution," *IEEE J. Solid-State Circuits*, vol. 27, no. 2, pp. 208–211, Feb. 1992.
- [40] M. A. Pertijs and J. Huijsing, Precision Temperature Sensors in CMOS Technology. Dordrecht, The Netherlands: Springer, 2006, pp. 88–89.
- [41] K. A. A. Makinwa, "Smart temperature sensors in standard CMOS," Proc. Eng., vol. 5, pp. 930–939, Sep. 2010.
- [42] K. A. A. Makinwa. Smart Temperature Sensor Survey. Accessed: Sep. 23, 2023. [Online]. Available: http://ei.ewi.tudelft.nl/docs/TSensor\_ survey.xls.
- [43] T. Someya, V. Van Hoek, J. Angevare, S. Pan, and K. Makinwa, "A 210nW BJT-based Temperature Sensor with an Inaccuracy of ±0.15 °C (3σ) from -15°C to 85 °C," in *IEEE Symp. VLSI Technol. Circuits* (VLSI Technol. Circuits), 2022, pp. 120–121.
- [44] J. Wang, W. L. Goh, X. Liu, and J. Zhou, "A 12.77-MHz 31 ppm/°C on-chip RC relaxation oscillator with digital compensation technique," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1816–1824, Nov. 2016.
- [45] A. Khashaba, J. Zhu, N. Pal, M. G. Ahmed, and P. K. Hanumolu, "A 32-MHz, 34-μW temperature-compensated RC oscillator using pulse density modulated resistors," *IEEE J. Solid-State Circuits*, vol. 57, no. 5, pp. 1470–1479, May 2022.
- [46] S. Pan, X. An, Z. Yu, H. Jiang, and K. A. A. Makinwa, "A compact 10-MHz RC frequency reference with a versatile temperature compensation scheme," *IEEE J. Solid-State Circuits*, vol. 58, no. 12, pp. 3450–3458, Dec. 2023.



Antonio Aprile (Member, IEEE) was born in Milan, Italy, in 1995. He received the master's degree (summa cum laude) in electronic engineering and the Ph.D. degree in microelectronics from the University of Pavia, Pavia, Italy, in 2019 and 2023, respectively.

He is currently a Post-Doctoral Research Fellow with the Integrated Microsystems and Sensors (IMS<sup>2</sup>) Laboratory, Department of Electrical, Computer and Biomedical Engineering, University of Pavia. His main research interests include the

design and testing of smart temperature sensors, high-resolution current sensing systems, oversampled ADCs, infrared focal plane arrays (IRFPAs), gigasample-rate DACs, and GaN integrated circuits.



**Michele Folz** received the master's degree in electronic engineering from the University of Pavia, Pavia, Italy, 1998.

He is currently a Senior Director of integrated circuit design with the MEMS Sensor Group—Sensor System Business Company, TDK-Invensense, Assago, Italy. He started his technical career being employed with Accent, San Francisco, CA, USA, working on analog circuits including ADCs, DACs, PLLs, continuous time filters, and electrical meters front ends. He joined InvenSense

in 2015, as a Principal Analog Designer, and then he took managerial responsibilities on motion sensors design.



**Piero Malcovati** (Senior Member, IEEE) received the Laurea degree in electronic engineering from the University of Pavia, Pavia, Italy, in 1991, and the Ph.D. degree in electrical engineering from ETH Zürich, Zürich, Switzerland, in 1996.

From 1996 to 2001, he was an Assistant Professor and from 2002 to 2017, he was an Associate Professor with the Department of Electrical, Computer and Biomedical Engineering, University of Pavia, where he has been a Full Professor since 2017. His research interests include microsensor interface

circuits, power electronics circuits, and high-performance data converters.

Dr. Malcovati has been a member of the Technical Program Committee of several International Conferences, including ISSCC, ESSCIRC, SENSORS, ICECS, and PRIME. He is also an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS.



**Daniele Gardino** received the master's degree in electronic engineering from the University of Pavia, Pavia, Italy, in 1998.

He is currently an Analog Design Director with MEMS Sensor Group—Sensor System Business Company, TDK-InvenSense, Assago, Italy. He joined InvenSense in 2015, as a Principal Analog Designer and then he took managerial responsibilities. Prior to this, he developed his technical career being employed in the following companies: Keysight Technologies, Santa Rosa, CA,

USA; Accent, San Francisco, CA, USA; National Semiconductor, Santa Clara, CA, USA; ST Microelectronics, Geneva, Switzerland; and ACCO Microelectronics, Sunnyvale, CA, USA. He is also the holder of two U.S. patents. His technical interests include design and testing of A/D converters, high-precision amplifiers, and sensor interfaces.

Dr. Gardino has been a member of the Technical Program Committee of ESSCIRC in 2022.



**Edoardo Bonizzoni** (Senior Member, IEEE) received the Laurea degree (summa cum laude) in electronic engineering and the Ph.D. degree in electronic, computer, and electrical engineering from the University of Pavia, Pavia, Italy, in 2002 and 2006, respectively.

He is currently an Associate Professor with the Department of Electrical, Computer and Biomedical Engineering, University of Pavia. His current research interests include design and testing of A/D converters, dc–dc converters, high-precision

amplifiers, and sensors interfaces.

Dr. Bonizzoni is a TPC Member of IEEE CICC. From 2016 to 2019, was an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS. He is currently the Editor-in-Chief of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS.