

Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS₂

G. Giusi¹, G. M. Marega, A. Kis², *Senior Member, IEEE*, and G. Iannaccone³, *Fellow, IEEE*

Abstract—Two-dimensional materials (2DMs) have found potential applications in many areas of electronics, such as sensing, memory systems, optoelectronics, and power. Despite an intense experimental work, the literature is lacking of accurate modeling of nonvolatile memories (NVMs) based on 2DMs. In this work, using technology CAD simulations and model calibration with experiments, we show that the experimental program/erase characteristics of floating-gate (FG) memory devices based on monolayer molybdenum disulphide can be explained by considering bandgap trap states at the dielectric–semiconductor interface. The simulation model includes a classical approach based on drift-diffusion longitudinal channel transport and on nonlocal Wentzel–Kramers–Brillouin (WKB) tunneling for transversal transport (responsible of FG charging/discharging) and for tunneling at contacts. From hysteresis and pulse programming simulations on scaled devices, we find that the long-channel programming window is still maintained at ~ 100 nm and that process improvements aimed at reducing the concentration of interface traps in the semiconducting bandgap could significantly optimize memory operation.

Index Terms—Bidimensional materials, device simulation, experimental measurements, floating-gate (FG) memories, modeling, MoS₂, nonvolatile memories (NVMs), transition metal dichalcogenides.

I. INTRODUCTION

MANY nonvolatile memory (NVM) concepts, such as resistive random access memories (RRAMs), phase-change memories (PCMs), and magnetic random access memories (MRAMs), are under investigation as alternatives to the conventional silicon-based flash memories [1]. The continuous advancements in fabrication processes and the discovery and synthesis of new materials have triggered new directions for

research in NVMs. In particular, transition metal dichalcogenides (TMDCs), such as MoS₂ and WSe₂, are semiconducting two-dimensional materials (2DMs) that have been used as channel materials in FETs with near ideal subthreshold slope, high ON/OFF ratio ($> 10^6$), and relatively large mobility ($> 50\div 100$ cm²/V/s) [2], [3]. The broad spectrum of interesting physical, chemical, and electrical characteristics of 2DMs makes them attractive for the development of NVMs [4], [5]. In the first experiments of using 2DMs in NVMs, graphene has been used as a storage layer of a floating-gate (FG) memory due to its low conductivity along the transversal direction (useful for reducing the charge leakage) [6], [7]. After the demonstration of the first monolayer MoS₂ FET in 2011 [2], extensive research has been done in FG memories fully or partially based on 2DMs [4]. In these works, 2DMs have been experimented as storage node, semiconducting channel, insulator, and electrode [8], [9], [10], [11], [12], [13], [14], demonstrating memory windows up to 60 V by using black phosphorous as an active layer and MoS₂ as a storage layer [12], or current switch ratio up to 10^5 and 10-year retention loss of 40% by using metal nanocrystals in the gate dielectrics as a storage layer and MoS₂ as an active layer [10]. Despite this intense experimental work, there are few results in the literature about the modeling of NVMs based on 2DMs. One reason might be the fact that the electrostatics and the dynamics of the program and erase operations of a cell are strongly affected by the presence of traps localized in the 2-D layer, at the interfaces, or into the dielectric layer and that a complete defect characterization is not available. Defects are responsible for additional variability of the transport characteristics and for reliability issues, such as hysteresis and bias temperature instability. In particular, hysteresis can increase the measured memory window in FG memories and has been attributed to both intrinsic traps in the channel material (such as sulfur vacancies in MoS₂ [15], [16]) and/or to slower dielectric traps [17], [18], [19]. In addition, geometry and process have a large impact on device characteristics. The great diversity of trap sources makes modeling of 2DM-based devices a hard task, especially in the case of NVMs, where longitudinal and vertical transport are intertwined. In this work, we propose a device modeling approach that includes semiconductor bandgap traps and Wentzel–Kramers–Brillouin (WKB) tunneling that is able to reproduce the program/erase operation during the hysteresis of backgated FG devices based on a monolayer MoS₂ channel with HfO₂ dielectric recently demonstrated in [14] and [20]. We also show that memory

Manuscript received 29 June 2022; revised 24 August 2022; accepted 19 September 2022. Date of publication 5 October 2022; date of current version 24 October 2022. This work was supported in part by the European Commission through the QUEFORMAL Project under Contract 829035. The review of this article was arranged by Editor A. M. P. Anantram. (Corresponding author: G. Giusi.)

G. Giusi is with the Engineering Department, University of Messina, 98166 Messina, Italy (e-mail: ggiusi@unime.it).

G. M. Marega and A. Kis are with the Institute of Electrical and Micro-engineering, Ecole Polytechnique Fédérale de Lausanne (EPFL), 1015 Lausanne, Switzerland (e-mail: guilherme.migliatomarega@epfl.ch; andras.kis@epfl.ch).

G. Iannaccone is with the Dipartimento di Ingegneria dell'Informazione, Università di Pisa, 56122 Pisa, Italy (e-mail: giuseppe.iannaccone@unipi.it).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2022.3208804>.

Digital Object Identifier 10.1109/TED.2022.3208804




Fig. 1. (a) Three-dimensional view of the FG memory device based on a MOCVD-grown MoS₂ monolayer with evaporated source and drain Ti/Au (2/80 nm) contacts. The platinum FG (~4 nm thick) is separated from the MoS₂ channel by a 7-nm-thick HfO₂ tunnel oxide layer and from the bottom control gate made by Cr/Pd (2/80 nm) by a 30-nm-thick HfO₂ blocking oxide layer. The gate length and width are $L = 1 \mu\text{m}$ and $W = 7.5 \mu\text{m}$, respectively, while the FG region is $L_{FG} = 800 \text{ nm}$. (b) Three measured hysteresis cycles (symbols) in the investigated devices. A large memory window ($>10 \text{ V}$) is measured, which is due to electron charging/discharging of the FG. The large voltage difference necessary to switch off the channel is due to the presence of interfacial semiconductor traps. (c) and (d) Energy barrier profile along the tunneling direction during programming at (c) +12.5 V and erasing at (d) -12.5 V showing electron injection to/from the FG.

performance can be greatly enhanced by suppressing interface traps and that it is preserved if the channel length is scaled down to 100 nm.

II. DEVICE FABRICATION

Fig. 1(a) (top) presents a three-dimensional illustration of the fabricated memory devices. The fabrication process is based on *E*-beam lithography for regions patterning over a SiO₂/p⁺⁺ Si substrate. After the metal evaporation of the bottom gate made with Cr/Pd (2/80 nm), the blocking dielectric made of HfO₂ (30 nm) is deposited by atomic layer deposition (ALD). Then, the FG made with platinum (~4 nm) is evaporated and the HfO₂ tunnel oxide (7 nm) is deposited by ALD. Final steps are the transfer of a single-crystal MoS₂ monolayer, grown by metal-organic chemical vapor deposition (MOCVD), onto the patterned substrate, and source-drain metallization by the evaporation of Ti/Au (2/80 nm). Devices are not passivated, but electrical measurements are performed in vacuum after an *in situ* annealing (VA) of the devices at 135 °C. The VA has been shown to be an effective technique to remove possible water and oxygen adsorbents on the surface of the material [42]. The gate length and width are $L = 1 \mu\text{m}$ and $W = 7.5 \mu\text{m}$, respectively, while the length of the FG region is $L_{FG} = 800 \text{ nm}$. Basic electrical characterization, reliability, and further processing details can be found in [14] and [20].

III. ELECTRICAL MEASUREMENTS

Our FG transistor works by tunneling charges from and to the metal trap layer [see Fig. 1(c) and (d)], creating a change in the number of charges in the trap layer and

a shift of the threshold voltage of the transistor (ΔV_T). More details on device operation can be found in [20]. The threshold voltage shift can be experimentally investigated by doing a round trip drain-current (I_{DS}) versus gate-voltage (V_{GS}) measurements. Fig. 1(b) shows such measurements with V_{GS} bounded between -12.5 and 12.5 V at a sweep rate of 3.6 V/min and $V_{DS} = 50 \text{ mV}$. As can be observed, a hysteresis cycle with a large memory window ($>10 \text{ V}$) is measured, which is explained as due to electron charging of the FG during the programming path (V_{GS} from -12.5 to +12.5 V) and due to electron discharging of the FG during the erasing path (from +12.5 to -12.5 V), as confirmed by device simulation discussed in the following sections. Because each point measured in a hysteresis cycle depends on the previous measurement history, it is important to fix a reference state in the FG prior to the start of the measurement/simulation. This is also particularly important because the initial charge in the FG after fabrication is unknown. Gray lines in Fig. 1(b) show the initial reset paths with V_{GS} from 0 to -12.5 V after different measurement cycles and at different times. While the reset paths are different, due to a different initial charge in the FG, the subsequent programming paths are quite similar, indicating that a control gate voltage of -12.5 V is sufficiently negative to fix a reset condition in the FG. The measurement in Fig. 1(b) starts with the initial RESET path from the idle state at 0 V to the erasing voltage of -12.5 V. Three consecutive hysteresis cycles are therefore measured from the erasing voltage of -12.5 V to the programming voltage of +12.5 V and from +12.5 to -12.5 V. As can be observed from Fig. 1(b), the three cycles overlap one to the other, confirming that -12.5 V is sufficiently negative to completely deplete

the FG from the charge stored during the programming path (at least up to +12.5 V). Because the longitudinal dimension (channel length $L = 1 \mu\text{m}$) is much larger than the vertical dimension (total dielectric thickness $\approx 37 \text{ nm}$) and because the semiconductor region is a monolayer, the electrostatics is expected to be well controlled (as confirmed by device simulation in the next sections) and cannot be responsible of the poor current–voltage slope. This measured behavior has been observed in literature in the cases of back gate, SiO_2 dielectric and/or CVD process, and is attributed to the presence of traps at the semiconductor/dielectric interface and/or in the dielectric itself [21]. Likewise, in the next sections, we explain the large 0 V current and the low current–voltage slope as due to the presence of bandgap traps at the semiconductor/dielectric interface.

IV. DEVICE STRUCTURE, SIMULATION, AND TRAPS MODELING

A. Device Structure

The simulated structure is shown in Fig. 1(a) (bottom side). The thickness of the semiconductor region (energy gap $E_g = 1.8 \text{ eV}$ and relative dielectric constant equal to 4) is chosen to be 0.5 nm and must be considered a fitting parameter, as discussed in the following, while the gate length (L) ranges from the experimental $1 \mu\text{m}$ to a scaled value of 20 nm. Source and drain contact regions have a length of 100 nm. The tunnel and control dielectric regions are 7 and 30 nm thick, respectively, with a relative dielectric constant equal to 22. The FG region is simulated as a metal region with a thickness of 4 nm and a length of $L_{\text{FG}} = 800 \text{ nm}$ for $L = 1 \mu\text{m}$ and scaled accordingly for lower L .

B. Simulation Model

Transport in lateral and vertical heterostructures based on 2DMs is normally handled by quantum transport approaches [22]. However, in monolayer TDMCs, due to the parabolicity of the energy dispersion at band minima [23], despite the relative large mean free path ($\lambda \approx 15 \text{ nm}$) [24], the modeling of the longitudinal transport in long channels ($L \gg \lambda$) does not need this degree of sophistication and is complicated by the inclusion of scattering in quantum transport models. In fact, experimental data have been successfully reproduced in terms of an effective mass/diffusive approach by means of continuum-based physical/compact modeling [25], [26], [27], [28], [29], [30] and TCAD simulation [31], including the effects of traps, contacts, and velocity saturation. In this work, two-dimensional device simulations [32] have been used to reproduce the measured hysteresis cycles in Fig. 1(b). The simulation model is based on a conventional 3D-density of states (DOS) drift-diffusion approach, Fermi-Dirac statistics, and Shockley–Read–Hall (SRH) recombination (Scharfetter) for the longitudinal transport, while nonlocal WKB tunneling is used for the charge injection from the semiconducting channel into the FG (with tunneling mass $m_t = 0.19 m_0$). Transport at source–drain contacts is modeled by nonlocal WKB tunneling with Schottky boundary conditions. Because a monolayer MoS_2 has a relatively large gap (1.8 eV in this




Fig. 2. (a) Interface trap density used in device simulation is composed of a constant fixed component N_{if} and an acceptor bandgap component $DOS(E) = N_{TA1} \exp\left(\frac{E-E_g}{W_{TA1}}\right) + N_{TA2} \exp\left(\frac{E-E_g}{W_{TA2}}\right)$ and (b) relevant simulation parameters [see energy band modeling in Fig. 1(c) and (d)].

work) and because it is undoped, a significant electron current can flow only at sufficient high gate voltage, and at a sufficient low Schottky barrier (300 meV in this work), the low Schottky barrier setting the Fermi level close to the conduction band allowing a significant mobile electron charge. Electron and hole effective masses are $m_n = 0.54 m_0$ and $m_p = 0.44 m_0$ [41], respectively, where m_0 is the free electron mass. Relevant simulation parameters are summarized in Fig. 2.

C. Traps Modeling

The very thin channel region and the very long channel length would make the electrostatics of a similar made device ideal with a strong switch-off and negligible current at $V_{\text{GS}} = 0 \text{ V}$ [see dashed curves in Fig. 4(b)]. However, this is not the case in many experiments and, in particular, is not the case of the investigated devices as discussed in Section III. In order to reproduce the low current–voltage slope and the large current observed at 0 V, interface semiconductor bandgap traps are used. The presence of defects in 2DM-based devices has been widely experimentally demonstrated by the observed variability, hysteresis, time-dependent temperature-bias instability, and temperature activation. Defects can stay at the dielectric interface and/or in the dielectric itself. Although

the picture is far to be clear, it is believed that sulfur vacancies in MoS₂ layers are a major source of instability [15], [16]. These defects introduce interfacial bandgap states with a D_{it} peak of the order of $10^{12} \div 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ regardless of the gate dielectrics [16], [19], [33], [34], [35], [36]. Some work [34], [37] reported that sulfur vacancies introduce localized donor states around 0.35 eV from the midgap. In this work, the interface traps are modeled with a positive fixed charge $N_{if} = 2.5 \times 10^{13}$ and with a double exponential acceptor tail in the semiconductor bandgap with DOS $N_{TA1} \exp(E - E_g/W_{TA1}) + N_{TA2} \exp(E - E_g/W_{TA2})$ as reported in Fig. 2, where W_{TA1} and W_{TA2} are the exponential decay factors. Bandtail exponential states are typically used to reproduce the electrostatics in thin-film transistors [38] and have been reported also for MoS₂-based FETs [30], [39]. The fixed interface charge N_{if} has been included to adjust the flatband bias point. This value is in line with an effective interface trap density extracted by CV/IV measurements [16], [19], [33], [34], [35], [36] [37]. In this continuum-based context, the thickness of the simulated semiconductor layer (0.5 nm) must be considered a fitting parameter of the traps and of the MoS₂ DOSs.

V. SIMULATION RESULTS

A. Hysteresis

Fig. 1(c) and (d) shows the band profile, along the tunneling direction, at the programming (erasing) bias of +12.5 V (−12.5 V). During programming, channel electrons direct tunnel, through the tunnel oxide thickness (7 nm), with a barrier height $\chi_s - \chi_{ox}$ (=1.45 eV in the proposed model), being χ_s and χ_{ox} the electron affinities of the semiconductor (MoS₂) and of the oxide (HfO₂), respectively. In the same way during erasing, electrons stored in the FG direct tunnel into the semiconductor through a barrier of height $\phi_{FG} - \chi_{ox}$ (=2.15 eV in the proposed model), being ϕ_{FG} the work-function of the FG, allowing the discharge of the FG. This charging/discharging phenomena is the responsible of the measured hysteresis in Fig. 1(b). Fig. 3 shows the good agreement between measurements (solid lines) and simulation (symbols) of hysteresis cycles that share the same minimum erasing voltage of −12.5 V but have different maximum programming voltages V_{PRG} ranging from 5 to 12.5 V. Let us stress that the dynamics of the introduced semiconductor traps does not contribute to the measured hysteresis, as traps are fast (simulated capture cross section is 10^{-15} cm^2) with respect to the very slow sweep rate (3.6 V/min), meaning that the simulated programming window is totally due to the FG charging/discharging phenomena. From Fig. 3, we can observe that while the simulated erasing path reflects a shifted version of the simulated programming path, as expected for FG charge storing, the measured erasing path is slightly steeper than the measured programming path in the lower current region, probably indicating the presence of an additional charge transfer mechanism. A possible source of the distortion observed in the erasing path is the presence of traps inside the tunnel dielectric. Tunneling between the channel and dielectric traps




Fig. 3. Measured (black symbols) and simulated (red lines) hysteresis cycles with fixed erasing voltage at −12.5 V and variable maximum programming voltage V_{PRG} from 5 to 12.5 V. The sweep rate in experiments and simulations is 3.6 V/min.

could occur with a slow time constant—due to the small transmission coefficient—comparable with the measurement sweep rate. Indeed, some experiments [17], [18], [19] have shown that slow dielectric traps can play an important role in the measured hysteresis and instability in 2DMs-based devices.

B. Pulse Programming

While hysteresis cycles are useful from the experimental point of view to understand memory effects, they do not reproduce actual device operation in circuits because the measured programming window is a function of the measurement history. Moreover, it is noteworthy that the memory window measured from pulse programming is significantly lower than that measured by hysteresis [40]. In order to highlight the memory effect in normal operating conditions, we have simulated $I_D - V_G$ characteristics after the application of programming pulses [see Fig. 4(a)] with variable amplitude V_{PRG} and variable width t_{PRG} . Fig. 4 (plots with solid lines) shows the shift of the characteristics [see Fig. 4(b)] and the calculated threshold voltage shift ΔV_T for different pulse amplitudes V_{PRG} [see Fig. 4(d)] and widths t_{PRG} [see Fig. 4(c)]. The threshold voltage shift ΔV_T (with respect to the fresh curve) is calculated at the constant current $I_D = 10^{-10} \text{ A}/\mu\text{m}$, and during $I_D - V_G$ simulation, the programming mechanism is turned off in order to have a noninvasive read operation. Results show that reasonable programming windows can be obtained with programming times in the order of tens of nanoseconds and that the program operation is more sensitive to an increase of the programming voltage (in particular above $\sim 10 \text{ V}$) rather than to an increase of the programming time. In particular, from Fig. 4(d), an exponential like behavior (with a threshold) of ΔV_T with respect to the programming voltage V_{PRG} is observed. This expected behavior is due to the




Fig. 4. Simulations with programming pulses (a) with variable programming time t_{PRG} and programming voltages V_{PRG} to show the memory effect. (b) Drain current versus gate voltage characteristics after programming for $L = 1 \mu\text{m}$ and $t_{PRG} = 50 \text{ ns}$ and for different $V_{PRG} = (5, 10, 15, 20 \text{ V})$. Shift of the threshold voltage, calculated at $I_D = 10^{-10} \text{ A}/\mu\text{m}$, as a function of (c) programming time, (d) programming voltage, (e) integrated trap density, and (f) gate length.

exponential like behavior of the tunneling current with respect to the tunneling oxide field and control gate voltage.

C. Bandgap Traps Influence

Another key aspect is the influence of bandgap traps on the programming window. Fig. 4(e) shows the threshold voltage shift ΔV_T calculated from pulse programming with $t_{PRG} = 50 \text{ ns}$ and different values of V_{PRG} as a function of the “integrated trap density” N_t , defined as the semiconductor DOS integrated over the bandgap. At the reference values of N_{TA1} and N_{TA2} reported in Fig. 2, $N_t \approx 3 \cdot 10^{13} \text{ cm}^{-2}$. The value of N_t in the x -axis of Fig. 4(e) is calculated by scaling the values of N_{TA1} and N_{TA2} by the same factor. As can be observed from Fig. 4(e), a high concentration of bandgap traps significantly reduces the programming window and the threshold voltage shift ΔV_T . In particular, it is interesting to note that the programming window degradation can be considered negligible below $\sim N_t = 10^{12} \text{ cm}^{-2}$. This result can be of great interest in view of material and process improvements to optimize memory performance. Fig. 4(b) also shows the I_D - V_G characteristics, and Fig. 4(c) and (d) shows the related threshold voltage shift ΔV_T when $N_t = 10^{12} \text{ cm}^{-2}$ (dashed plots), which is equivalent to the case of negligible bandgap traps concentration. In particular, from Fig. 4(b), one can observe the strong switch-off caused by the near ideal electrostatics, as discussed in the previous sections.

D. Gate Length Scaling

Finally, Fig. 4(f) (solid line) shows the shift of the threshold voltage as a function of the gate length using programming

pulses with $t_{PRG} = 50 \text{ ns}$ and $V_{PRG} = 15 \text{ V}$. As the gate length is scaled down, the programming window is narrowed due to the increased semiconductor potential and reduced transverse field across the tunnel oxide, which in turn induces a lower tunnel injection into the FG. Pulse programming simulations show that a gate length of about 100 nm still preserves most of the long-channel memory window. The same figure shows the threshold voltage shift ΔV_T (dashed line) when bandgap traps are negligible (i.e., when $N_t = 10^{12} \text{ cm}^{-2}$). Although traps reduce the programming window, as discussed above, they do not significantly affect the ΔV_T roll-off, hence the device electrostatic degradation induced by the shorter channels.

VI. CONCLUSION

We have investigated the impact of interface traps on the memory behavior of back gated FG devices based on a monolayer MoS_2 channel with high- k dielectric (HfO_2) by using device simulation and model calibration with experiments. Simulations are based on drift-diffusion longitudinal channel transport and WKB direct tunneling for transversal transport for FG charging/discharging and for tunneling at contacts. Despite the thin and long ($L = 1 \mu\text{m}$) channel region, experiments show highly degraded electrostatics, which is successfully modeled considering a proper bandgap interfacial acceptor trap distribution in the semiconductor. The combination of such DOS and of band parameters for the transversal transport allows to well reproduce the measured hysteresis of the investigated devices. We find that bandgap traps significantly reduce the programming window, suggesting that material and process improvements are expected to optimize

memory performance. Finally, the scaling analysis reveals that the long-channel programming window is still maintained at ~ 100 nm and that traps do not significantly affect the threshold voltage shift roll-off. The presented results suggest that NMVs based on 2DMs are a promising option for the integration of 2DMs-based electronic systems. Future works include the effect of traps on time retention and reliability.

REFERENCES

- [1] J. S. Meena, S. M. Sze, U. Chand, and T.-Y. Tseng, "Overview of emerging nonvolatile memory technologies," *Nanoscale Res. Lett.*, vol. 9, no. 1, Dec. 2014.
- [2] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS₂ transistors," *Nature Nanotechnol.*, vol. 6, no. 3, pp. 147–150, Mar. 2011.
- [3] H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, and A. Javey, "High-performance single layered WSe₂ p-FETs with chemically doped contacts," *Nano Lett.*, vol. 12, no. 7, pp. 3788–3792, Jul. 2012.
- [4] S. Bertolazzi *et al.*, "Nonvolatile memories based on graphene and related 2D materials," *Adv. Mater.*, vol. 31, no. 10, Mar. 2019, Art. no. 1806663.
- [5] C.-C. Chiang *et al.*, "Memory applications from 2D materials," *Appl. Phys. Rev.*, vol. 8, no. 2, Jun. 2021, Art. no. 021306.
- [6] A. J. Hong *et al.*, "Graphene flash memory," *ACS Nano*, vol. 5, no. 10, pp. 7812–7817, 2011.
- [7] A. Mishra, A. Janardanan, M. Khare, H. Kalita, and A. Kottantharayil, "Reduced multilayer graphene oxide floating gate flash memory with large memory window and robust retention characteristics," *IEEE Electron Device Lett.*, vol. 34, no. 9, pp. 1136–1138, Sep. 2013.
- [8] S. Bertolazzi, D. Krasnozhan, and A. Kis, "Nonvolatile memory cells based on MoS₂/graphene heterostructures," *ACS Nano*, vol. 7, no. 4, pp. 3246–3252, 2013.
- [9] M. Sup Choi *et al.*, "Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices," *Nature Commun.*, vol. 4, no. 1, Jun. 2013.
- [10] J. Wang *et al.*, "Floating gate memory-based monolayer MoS₂ transistor with metal nanocrystals embedded in the gate dielectrics," *Small*, vol. 11, no. 2, pp. 208–213, 2015.
- [11] M. H. Woo *et al.*, "Low-power nonvolatile charge storage memory based on MoS₂ and an ultrathin polymer tunneling dielectric," *Adv. Funct. Mater.*, vol. 27, no. 43, 2017, Art. no. 1703545.
- [12] D. Li, X. Wang, Q. Zhang, L. Zou, X. Xu, and Z. Zhang, "Nonvolatile floating-gate memories based on stacked black phosphorus–boron nitride–MoS₂ heterostructures," *Adv. Funct. Mater.*, vol. 25, no. 47, pp. 7360–7365, 2015.
- [13] S. C. Yang *et al.*, "Large-scale, low-power nonvolatile memory based on few-layer MoS₂ and ultrathin polymer dielectrics," *Adv. Electron. Mater.*, vol. 5, no. 5, 2019, Art. no. 1800688.
- [14] G. M. Marega *et al.*, "Logic-in-memory based on an atomically thin semiconductor," *Nature*, vol. 587, pp. 72–77, Nov. 2020.
- [15] J. Shu, G. Wu, Y. Guo, B. Liu, X. Wei, and Q. Chen, "The intrinsic origin of hysteresis in MoS₂ field effect transistors," *Nanoscale*, vol. 8, no. 5, pp. 3049–3056, 2016.
- [16] J. Kim, J. Jeong, S. Lee, S. Jeong, and Y. Roh, "Analysis of asymmetrical hysteresis phenomena observed in TMD-based field effect transistors," *AIP Adv.*, vol. 8, no. 9, 2018, Art. no. 095114.
- [17] Y. Y. Illarionov *et al.*, "The role of charge trapping in MoS₂/SiO₂ and MoS₂/hBN field-effect transistors," *2D Mater.*, vol. 3, Jul. 2016, Art. no. 035004.
- [18] T. Knobloch *et al.*, "A physical model for the hysteresis in MoS₂ transistors," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 972–978, 2018.
- [19] P. Zhao *et al.*, "Understanding the impact of annealing on interface and border traps in the Cr/HfO₂/Al₂O₃/MoS₂ system," *ACS Appl. Electron. Mater.*, vol. 1, no. 8, pp. 1372–1377, 2019.
- [20] G. M. Marega *et al.*, "Low-power artificial neural network perceptron based on monolayer MoS₂," *ACS Nano*, vol. 16, no. 3, pp. 3684–3694, Mar. 2022, doi: 10.1021/acsnano.1c07065.
- [21] W. Zhou *et al.*, "Intrinsic structural defects in monolayer molybdenum disulfide," *Nano Lett.*, vol. 13, no. 6, pp. 2615–2622, 2013.
- [22] E. G. Marin, M. Perucchini, D. Marian, G. Iannaccone, and G. Fiori, "Modeling of electron devices based on 2-D materials," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4167–4179, Oct. 2018.
- [23] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, "Atomically thin MoS₂: A new direct-gap semiconductor," *Phys. Rev. Lett.*, vol. 105, Sep. 2010, Art. no. 136805.
- [24] Y. Yoon, K. Ganapathi, and S. Salahuddin, "How good can monolayer MoS₂ transistors be?" *Nano Lett.*, vol. 11, no. 9, pp. 3768–3773, Jul. 2011.
- [25] D. Jiménez, "Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors," *Appl. Phys. Lett.*, vol. 101, no. 24, Dec. 2012, Art. no. 243501.
- [26] W. Cao, J. Kang, W. Liu, and K. Banerjee, "A compact current–voltage model for 2D semiconductor based field-effect transistors considering interface traps, mobility degradation, and inefficient doping effect," *IEEE Trans. Electron Devices*, vol. 61, no. 12, pp. 4282–4290, Dec. 2014.
- [27] S. V. Suryavanshi and E. Pop, "S2DS: Physics-based compact model for circuit simulation of two-dimensional semiconductor devices including non-idealities," *J. Appl. Phys.*, vol. 120, 2016, Art. no. 224503.
- [28] Y. Taur, J. Wu, and J. Min, "A short-channel I – V model for 2-D MOSFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2550–2555, Jun. 2016.
- [29] C. Yadav, A. Agarwal, and Y. S. Chauhan, "Compact modeling of transition metal dichalcogenide based thin body transistors and circuit validation," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 1261–1268, Mar. 2017.
- [30] J. Cao *et al.*, "A new surface-potential-based compact model for the MoS₂ field effect transistors in active matrix display applications," *J. Appl. Phys.*, vol. 123, Feb. 2018, Art. no. 064501.
- [31] G. Mirabelli, P. K. Hurley, and R. Duffy, "Physics-based modelling of MoS₂: The layered structure concept," *Semicond. Sci. Technol.*, vol. 34, no. 5, 2019, Art. no. 055015.
- [32] *Synopsys TCAD*. [Online]. Available: <https://www.synopsys.com/silicon/tcad.html>
- [33] J. Hong *et al.*, "Exploring atomic defects in molybdenum disulphide monolayers," *Nature Commun.*, vol. 6, no. 1, pp. 1–8, 2015.
- [34] M. Takenaka, Y. Ozawa, J. Han, and S. Takagi, "Quantitative evaluation of energy distribution of interface trap density at MoS₂ MOS interfaces by the Terman method," in *IEDM Tech. Dig.*, 2016, pp. 5–8.
- [35] P. Xia *et al.*, "Impact and origin of interface states in MoS capacitor with monolayer MoS₂ and HfO₂ high- k dielectric," *Sci. Rep.*, vol. 7, no. 1, p. 40669, Feb. 2017, doi: 10.1038/srep40669.
- [36] P. Zhao *et al.*, "Evaluation of border traps and interface traps in HfO₂/MoS₂ gate stacks by capacitance–voltage analysis," *2D Mater.*, vol. 5, no. 3, 2018, Art. no. 031002.
- [37] H. Qiu *et al.*, "Hopping transport through defect-induced localized states in molybdenum disulphide," *Nature Commun.*, vol. 4, no. 4, p. 2642, Oct. 2013.
- [38] P. Stallinga, *Electrical Characterization of Organic Electronic Materials and Devices*. Hoboken, NJ, USA: Wiley, 2009, doi: 10.1002/9780470750162.
- [39] W. Zhu *et al.*, "Electronic transport and device prospects of monolayer molybdenum disulphide grown by chemical vapour deposition," *Nature Commun.*, vol. 5, no. 1, pp. 1–8, 2014.
- [40] T. Sasaki, K. Ueno, T. Taniguchi, K. Watanabe, T. Nishimura, and K. Nagashio, "Understanding the memory window overestimation of 2D materials based floating gate type memory devices by measuring floating gate voltage," *Small*, vol. 16, no. 47, Nov. 2020, Art. no. 2004907, doi: 10.1002/sml.202004907.
- [41] E. S. Kadantsev and P. Hawrylak, "Electronic structure of a single MoS₂ monolayer," *Solid State Commun.*, vol. 152, no. 10, pp. 909–913, 2012.
- [42] H. Qiu and L. Pan, "Electrical characterization of back-gated bi-layer MoS₂ field-effect transistors and the effect of ambient on their performances," *Appl. Phys. Lett.*, vol. 100, no. 12, Mar. 2012, Art. no. 123104, doi: 10.1063/1.3696045.