Sub-Linear Current Voltage Characteristics of Schottky-Barrier Field-Effect Transistors

Joachim Knoch[®], *Senior Member, IEEE*, and Bin Sun[®], *Member, IEEE*

Abstract—This article studies the sub-linearity of the output characteristics measured in Schottky-barrier metaloxide-semiconductor field-effect transistors with simulations and experiments. It is shown that the sub-linearity is not due to the forward-biased Schottky diode at the drain contact interface but due to the drain bias impact on the source-side Schottky-barrier, resulting in an increased carrier injection with increasing drain—source voltage. The simulation results are confirmed with the measurements of fabricated dual-gate Schottky-barrier transistors.

Index Terms—MOSFET, non-equilibrium Green's function, program-gate at drain (PGAD), program-gate at source (PGAS), reconfigurable MOSFET, Schottky-barrier MOSFET, silicidation, silicon nanowire, silicon-on-insulator, tetramethylammonium hydroxide (TMAH).

I. INTRODUCTION

'N RECENT years, Schottky-barrier MOSFETs with metal-Lic source and drain contacts have been attracting a great deal of interest since replacing the doped source/drain regions with metals allows avoiding dopant-related issues prevalent in nanoscale conventional MOSFETs. The latter include, for instance, dopant deactivation in nanostructures [1]-[3] as well as device-to-device variability due to random dopant effects [4]-[8]. More recently, the so-called reconfigurable MOSFETs have received an increasing attention [9]-[15]. Reconfigurable transistors employ metallic source/drain contacts to enable carrier injection into the conduction and valence bands and are thus SB-MOSFETs with one or two additional gates. Furthermore, transistor devices based on novel materials such as 2-D materials or carbon nanotubes are usually fabricated in a straightforward way by depositing metals on top of the material. However, in most cases, Fermi-level

Manuscript received January 7, 2022; revised February 22, 2022; accepted March 17, 2022. Date of publication April 1, 2022; date of current version April 22, 2022. This work was supported in part by the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) through Germany's Excellence Strategy–Cluster of Excellence Matter and Light for Quantum Computing (ML4Q) under Grant EXC 2004/1–390534769 and in part by the Bundesministerium für Bildung und Forschung (BMBF, Federal Ministry of Education and Research) through the ForMikro Project SiGeSn NanoFETs under Project 16ES1075. The work of Bin Sun was supported by the China Scholarship Council. The review of this article was arranged by Editor S.-M. Hong. (*Corresponding author: Joachim Knoch.*)

The authors are with the Institute of Semiconductor Electronics, RWTH Aachen University, 52056 Aachen, Germany (e-mail: knoch@ iht.rwth-aachen.de; sun@iht.rwth-aachen.de).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2022.3161245.

Digital Object Identifier 10.1109/TED.2022.3161245

pinning at the metal-semiconductor interface occurs within the bandgap giving rise to substantial Schottky barriers (SBs) at the contact channel interfaces that strongly impact the electrical characteristics of such SB-MOSFETs, leading to a deteriorated ON-state performance and a degraded switching behavior [16]. One of the most predominant features of SB-MOSFETs is a distinct diode-like exponential current increase (in the following denoted as sub-linear behavior) in the triode operation regime of the $I_d - V_{ds}$ characteristics for small bias voltages [17]-[20] which is highly undesirable with respect to applying such devices in logic circuits. Although SB-MOSFETs have been studied intensively, the sub-linear behavior of the output characteristics has been attributed to the forward-biased Schottky junction at the drain end of the transistor [17], [18], [20]. In the present publication, however, the sub-linearity of SB-MOSFETs is studied with simulations and experiments and it is shown that the sub-linearity is actually due to the source-side SB rather than the drain-side SB. The reason for this is the impact of the drain on the sourceside SB provided by the charge within the channel in the ON-state of the device. Note that this is a different mechanism compared to a recent publication where the drain's impact on the source was due to short channel effects (SCEs) [21]. Hence, the sub-linearity is not a consequence of SCEs and also appears in long-channel SB-MOSFETs. Attributing the sub-linearity falsely to the drain-side SB may thus lead to interpreting linear $I_d - V_{ds}$ characteristics of SB-MOSFETs as proof for a low SB at the drain end of the device [19], [20].

II. DEVICE SIMULATION

In order to study the sub-linear I_d - V_{ds} behavior of SB-FETs, self-consistent Poisson-Schrödinger simulations using the non-equilibrium Green's function formalism (NEGF) have been carried out [22], [23]. To this end, a nanowire (NW) field-effect transistor with metallic contacts exhibiting an SB Φ_{SB}^{s} at the source and Φ_{SB}^{d} at the drain contact is considered as illustrated in Fig. 1. The source and the drain are assumed to be in direct contact with the nanowire that is not only appropriate for, for example, silicide contacts, but also describes contacts deposited onto the nanowire well as long as the metal-nanowire coupling is not weak. A nanowire of diameter d_{nw} is assumed that is thin enough to justify 1-D electronic transport. Such a thin nanowire can be considered to be fully depleted within a broad range of channel doping concentrations. Hence, channel doping will merely shift the built-in potential Φ_{bi} . For simplicity, the nanowire is therefore

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/



Fig. 1. Conduction and valence bands along the current transport direction of an SB-MOSFET. Metallic source/drain contacts with SB Φ_{SB}^s and Φ_{SB}^d are considered. One-dimensional electronic transport is assumed, and scattering is taken into considerations with Buettiker probes. The lower part shows a schematic of the device.

assumed to be undoped. The electrostatics of such a device can be described well with the following 1-D modified Poisson equation [24]–[26]:

$$\frac{\partial^2 \Phi_f(x)}{\partial x^2} - \frac{\Phi_f(x) - \left(\Phi_g + \Phi_{bi}\right)}{\lambda^2} = -\frac{e^2 n(x)}{\varepsilon_0 \varepsilon_{nw}} \tag{1}$$

where λ is a screening length scale for potential variations and reflects the particular device geometry under consideration [16], [27]. Φ_g and Φ_{bi} are the gate- and the builtin potential energies and $\Phi_f(x)$ is the potential energy at the channel-dielectric interface. In addition, n(x) is the mobile charge density, and $\varepsilon_{0,nw}$ are the vacuum and the relative permittivity of the NW, respectively. In the following, devices are considered that may appear unreasonable in terms of the parameters chosen. However, using (1) together with 1-D electronic transport allows to adjust the charge density and hence its impact on the potential distribution within the channel while keeping the electrostatics due to the device geometry (expressed through the screening length λ) unchanged. For instance, in the case of a single-gate device, $\lambda = ((\varepsilon_{\rm nw}/\varepsilon_{\rm ox})d_{\rm nw}d_{\rm ox})^{1/2}$ (even in the case of an NW MOSFET [27]), the same screening can be obtained with either the diameter of the NW $d_{nw} = 1$ nm and the gate oxide thickness $d_{ox} = 20$ nm or $d_{nw} = 5$ nm and $d_{ox} = 4$ nm. Thus, the screening length λ will be the same for both cases. The charge density and therefore its impact on the potential will, however, be different.

If not stated otherwise, the channel length L of the device is assumed to be significantly larger than λ such that SCEs are completely suppressed. At the same time, L is small enough to justify that the details of the carrier scattering within the channel are irrelevant [23]. We, therefore, use the so-called Buettiker probes to mimic inelastic scattering within the channel and a mean free path of $l_{mfp} = 50$ nm is assumed [28]. The output characteristics, that is, the drain current versus the drain–source bias, of the following devices



Fig. 2. (a) Output characteristics for a fixed $V_{gs} = 1.4$ V of an NW SB-MOSFET (see the figure for the simulation parameters) with $\Phi_{SB}^s = 0.5$ eV and varying Φ_{SB}^d . (b) Output characteristics of the same SB-MOSFET with $\Phi_{SB}^d = 0.5$ eV and varying Φ_{SB}^s . Band profiles (solid lines) and quasi-Fermi level (dashed line) in the case of (c) $\Phi_{SB}^s = 0.5$ eV and $\Phi_{SB}^d = 0.5$ eV and $\Phi_{SB}^d = 0.5$ eV for varying V_{ds} .

are simulated and the result for a constant V_{gs} is plotted in Fig. 2: L = 60 nm, $l_{mfp} = 50$ nm, $d_{nw} = 1$ nm, a bandgap of $E_g = 1$ eV, and an effective mass of $m^* = 0.2 m_0$ in a single-gate geometry. Fig. 2(a) shows the $I_d - V_{ds}$ curves at $V_{\rm gs} = 1.4$ V and $\Phi_{\rm SB}^s = 0.5$ eV in the case of i) $\Phi_{\rm SB}^d = 0.5$ eV (black), ii) $\Phi_{SB}^d = 0.4 \text{ eV}$ (blue), iii) $\Phi_{SB}^d = 0.3 \text{ eV}$ (red), iv) $\Phi_{SB}^d = 0.2 \text{ eV}$ (light blue), and v) $\Phi_{SB}^d = 0.0 \text{ eV}$ (green). Although the sub-linear behavior is slightly reduced with decreasing Φ_{SB}^d , it is clearly observed even though the Schottky barrier at the drain end vanishes in case v). The reason for the sub-linear behavior can be understood when looking at the conduction bands for different bias voltages as depicted in Fig. 2(c)¹: Even in the case of $\Phi_{SB}^d = 0$ eV, the strong impact of V_{ds} on the potential distribution within the channel (provided via the channel charge) yields an increase of the tunneling through the source-side SB for increasing bias and hence a distinct sub-linear behavior.

Note that the quasi-Fermi level [the red dashed line in Fig. 2(c)] drops at the source side and hence is (almost) at the same level as the drain Fermi level. Hence, the sub-linear behavior in the present case is purely due to the source-side Schottky barrier. In contrast, the case where the Schottky barrier at the drain is higher than in the source is shown in Fig. 2(b). Here, a substantial portion of the applied bias drops across the drain Schottky barrier [see Fig. 2(d)], leading again to a sub-linear behavior. In this case, the sub-linearity is indeed due to a forward-biased Schottky diode at the drain, since $\Phi_{SB}^{s} < \Phi_{SB}^{d}$. However, an important observation regarding

¹Exemplarily, we only consider the n-type branch of the SB-MOSFET. Note that although the simulations include electron and hole contributions, only the conduction band is displayed for clarity of the illustrations.

the role of the source- and drain-side Schottky diodes can be made when comparing Fig. 2(a) and (b): while the saturation current is constant in the case of varying Φ_{SB}^d [see Fig. 2(a)], it strongly increases with decreasing Φ_{SB}^s [cf. Fig. 2(b)]. This again shows that the source-side Schottky diode is decisive for the electrical behavior of SB-MOSFETs: current saturation of the output characteristics, whose magnitude is determined by Φ_{SB}^s , is obtained as soon as V_{ds} is large enough to suppress the drain's impact on the source-side Schottky diode.

While in the case $\Phi_{SB}^s < \Phi_{SB}^d$, it is clear that a forwardbiased Schottky diode at drain leads to a sub-linear behavior, in a (regular) SB-MOSFET with equal Schottky barriers at the source and the drain, it is the impact of the channel charge on the source-side junction that plays the dominant role. This is underlined by simulations carried out for NW SB-MOSFETs with constant $\Phi_{SB}^s = \Phi_{SB}^d = 0.5$ eV but varying d_{ox} and d_{nw} . In order to keep the transmission probability through the SB unaffected when varying the device parameters,² d_{ox} and $d_{\rm nw}$ are changed leaving the screening length λ constant. To be specific, the following four devices are considered: 1) $d_{\text{ox}} = 20$ nm, $d_{\text{nw}} = 1$ nm; 2) $d_{\text{ox}} = 10$ nm, $d_{\text{nw}} = 10$ 2 nm; 3) $d_{ox} = 5$ nm, $d_{nw} = 4$ nm; and 4) $d_{ox} = 2$ nm, $d_{nw} = 10$ nm. Since a single-gate device architecture is considered, $\lambda = ((\varepsilon_{nw}/\varepsilon_{ox})d_{ox}d_{nw})^{1/2} = 7.58$ nm in all cases. Furthermore, an increase in d_{nw} yields a reduced carrier density because purely 1-D electronic transport is considered with the charge carriers confined to the NW cross section (i.e., a particle-in-the-box approximation is used). As a result, the wave function spreads across the nanowire cross section, leading to a carrier density reduction (approximately according to $n(x) \propto n^{1D}(x)/d_{nw}^2$, where $n^{1D}(x)$ is the carrier density computed with NEGF) for increasing d_{nw} since contributions from higher subbands of the nanowire have deliberately not been taken into account. In addition, to carve out the impact of the channel charge more clearly, the effective mass is lowered from $m^* = 0.2m_0$ to $m^* = 0.05m_0^{-3}$.

Fig. 3 shows the output characteristics for different d_{nw} and d_{ox} mentioned above. Obviously, an increasing sub-linear behavior develops if d_{nw} decreases (and d_{ox} increases). The reason for this is the increasing charge carrier density with decreasing d_{nw} , leading to a stronger charge-mediated impact of the potential distribution of the source-side SB with larger V_{ds} . In contrast, the carrier density becomes rather small and the oxide capacitance large in case 4) and, therefore, substantially less impact of the charge on the potential distribution is obtained which can also be observed in the conduction band profiles plotted in the inset of Fig. 3.

To further elaborate on this, consider (1): far away from the source-channel and channel-drain interfaces, the second derivative term can be neglected in a long-channel device as assumed here. Hence, $-(\Phi_f - (\Phi_g + \Phi_{\rm bi})) \approx -e^2 \lambda^2 / (\varepsilon_0 \varepsilon_{\rm nw}) \cdot (n^{1D}/d_{\rm nw}^2) = -e^2 n^{1D} / (\varepsilon_0 \varepsilon_{\rm ox}) \cdot d_{\rm ox}/d_{\rm nw}$. While n^{1D} depends on the device geometry only via λ (which is constant for all four

Fig. 3. Output characteristics for a fixed $V_{gs} = 1.4$ V of a nanowire SB-MOSFET (see the figure for the simulation parameters) with $\Phi_{SB}^s = \Phi_{SB}^d = 0.5$ eV and varying d_{nw} and d_{ox} resulting in the same λ . The inset

shows the conduction band profiles in cases 1) and 4). devices considered), the last factor d_{ox}/d_{nw} ranges between 20,..., 0.2 for the four SB-MOSFETs displayed in Fig. 3. In fact, in case 4), $d_{ox}/d_{nw} = 0.2$ is so small (or in other words,

In fact, in case 4), $d_{ox}/d_{nw} = 0.2$ is so small (or in other words, the carrier density n^{1D}/d_{nw}^2 and d_{ox} have become so small) that the so-called quantum capacitance limit is reached [29], [30]. In this limit, the charge in the channel is irrelevant, and the potential is determined solely by $\Phi_g + \Phi_{bi}$. Consequently, linear output characteristics are obtained for device 4) due to a strongly suppressed impact of the charge on the sourceside Schottky diode although a substantial SB at the drain end exists. Note that reaching the quantum capacitance limit is also the reason for the peculiar observation that device 4) shows substantially more current than 1) although the carrier density is reduced: the improved gate control (due to the reduced carrier density and increased oxide capacitance) results in a larger energetic window for carrier injection and thus more current (cf. inset in Fig. 3).

In the literature, there are examples of SB-MOSFETs that do not exhibit sub-linear output characteristics [11], [31]–[34]. From the discussion above, it is now clear that sub-linearity can be observed if substantial Schottky barriers (larger than $\sim 4 \times k_B T$) exist and if the device is not in the quantum capacitance limit. Furthermore, there is a third prerequisite: if the transmission probability through the source and the drain Schottky diodes is denoted with T_{SB}^{s+d} and if this is combined appropriately with the transmission probability through the channel $T_{\rm ch} = l_{\rm mfp}/(L + l_{\rm mfp})$ (where $l_{\rm mfp}$ is the scattering mean free path), the overall transmission probability is given by $T_{\text{tot}} = (L/l_{\text{mfp}} + 1/T_{\text{SB}}^{s+d})^{-1}$ [35]. This means that in SB-MOSFETs with very long L and/or extremely small carrier mobility (i.e., l_{mfp}) such as pseudo-MOSFETs with L in the mm-range or some thin-film transistors, the Schottky barriers may become irrelevant and a sub-linear behavior is not observed. However, apart from these extreme cases (quantum capacitance limit, extremely long L and/or very low mobility), SB-MOSFETs exhibit sub-linear output characteristics due to the bias-modulated impact of the channel charge on the source Schottky diode.



²The transmission probability *T* through a Schottky barrier, either represented by an effective Schottky barrier [16] or computed with the Wentzel-Kramers–Brillouin (WKB) approximation, depends exponentially on λ .

³An increase of the effective bandgap due to carrier confinement is neglected.



Fig. 4. (a) Schematic illustration of the fabrication process of dual-gate reconfigurable Si nanowire FETs. (b) Scanning electron micrograph of the fabricated device ($d_{nw} = \sim 25$ nm and $d_{ox} > 15$ nm) [15].

III. DUAL-GATE SCHOTTKY-BARRIER TRANSISTORS

The findings from the simulations clearly show that the sublinear behavior of SB-MOSFETs is due to the charge-mediated impact on the source Schottky diode and not because of a forward-biased Schottky diode at the drain. In order to support these simulation results with experimental data, we fabricated dual-gate silicon nanowire transistors with nickel silicide source and drain contacts. The fabrication is schematically shown in Fig. 4(a): First, a silicon nitride mask is grown by thermal nitridation in an ammonia atmosphere. After patterning the nitride into a line-shaped structure, anisotropic silicon etching with tetramethylammonium hydroxide (TMAH) is carried out followed by local oxidation of silicon. Next, the nitride is removed selectively in hot phosphoric acid after a short SF₆/O₂ plasma treatment. Subsequently, a second TMAH etching step is carried out to obtain triangular-shaped silicon nanowires [36]. Afterward, the gate oxide is grown thermally in oxygen ambient at 1100 °C for 180 s, leading to a nanowire with reduced cross-sectional size and minimized degradation of the Si-SiO₂ interface due to roughness induced by the oxidation process [37]. Finally, the oxide is removed in the source/drain areas, four nickel leads are deposited, and a silicidation in a rapid thermal annealer in forming gas atmosphere at 450 °C for 300 s is carried out. During the silicidation, the nickel silicide encroaches into the NW, ensuring that there is no gate underlap between the



Fig. 5. Output characteristics in (a) program-gate at the drain (PGAD) operation mode and (b) PGAS operation mode for three different control-gate voltages.

source/drain contacts. The remaining two nickel leads serve as gate 1 and 2 (see Fig. 4) [15].

The dual-gate NW MOSFET can be operated in two different modes and thus allows creating the two different device configurations studied above: At first, gate 1 is used to control the current flow through the device and simultaneously a constant voltage larger than the maximum V_{gs} at gate 1 is applied at gate 2 (at the drain end of the device). Since the control gate (i.e., gate 1) is at the source and the so-called program gate (i.e., gate 2) is at the drain, this mode is denoted as "program-gate at drain" (PGAD) or alternatively "controlgate at source" (CGAS). In the second operation mode, the program gate is at the source and the control gate is at the drain (i.e., PGAS or CGAD). Note that the fringing fields of both gate electrodes modulate charge carrier concentration of the uncovered silicon channel (p-type, 10^{15} cm⁻³) between the two gate electrodes and hence allow proper operation of the device.

In the PGAD mode, the voltage at gate 2 ensures that the drain SB is made rather thin, thereby increasing the tunneling probability through it (as if the original SB was lowered). Since the program voltage is larger than the control gate voltage, the portion of the channel underneath the program gate is (almost) in equilibrium with the drain contact. Therefore, this way of operating the device is equivalent to the case with a lower SB at the drain interface discussed above [cf. Fig. 2(a) and (c)]. On the other hand, if a large and constant voltage is applied to gate 1 (PGAS/CGAD), while gate 2 is used as the control gate, the SB is made transparent at the source. In this case, the first portion of the channel underneath the program gate is (almost) in equilibrium with the source electrode which is similar to Fig. 2(b) and (d) with $\Phi_{SB}^{s} < \Phi_{SB}^{d}$.

Fig. 5 shows the output characteristics in the PGAD (a) and PGAS (b) operation modes for three different control gate voltages. The characteristics in (b) exhibit a strong sub-linear behavior with increasing V_{ds} which is due to the forward-biased Schottky diode at the drain [cf. Fig. 2(d)]. In contrast, (a) resembles the I_d-V_{ds} curves of an SB-MOSFET with a distinct sub-linear behavior for small bias in spite of the substantially more transparent SB at the drain (because of applying a program gate voltage larger than the maximum control voltage). This reflects the discussion above [see Fig. 2(c)] and shows that the sub-linear behavior of SB-MOSFETs is

due to an increased tunneling through the source-side SB with increasing V_{ds} .

IV. CONCLUSION

In conclusion, it was shown that the sub-linear increase in the drain current as a function of V_{ds} is due to the impact of the charge in the channel on the carrier injection through the source-side SB: When V_{ds} is increased, the charge in the channel is strongly reduced from the equilibrium value to a value proportional to the transmission probability through the source Schottky barrier. In turn, the reduced charge yields an increased gate impact and hence larger carrier injection from the source. This results in the typical sub-linear output characteristics of SB-MOSFETs even if the drain Schottky barrier is very small. Our findings are confirmed with the measurements of dual-gate silicon NW SB-MOSFETs.

REFERENCES

- D. Horwat, M. Jullien, F. Capon, J.-F. Pierson, J. Andersson, and J. L. Endrino, "On the deactivation of the dopant and electronic structure in reactively sputtered transparent Al-doped ZnO thin films," *J. Phys. D*, *Appl. Phys.*, vol. 43, no. 13, Mar. 2010, Art. no. 132003, doi: 10.1088/0022-3727/43/13/132003.
- [2] M. T. Björk, H. Schmid, J. Knoch, H. Riel, and W. Riess, "Donor deactivation in silicon nanostructures," *Nature Nanotechnol.*, vol. 4, no. 2, pp. 103–107, 2009, doi: 10.1038/nnano.2008.400.
- [3] C. Blömers *et al.*, "Electronic transport with dielectric confinement in degenerate InN nanowires," *Nano Lett.*, vol. 12, no. 6, pp. 2768–2772, Jun. 2012, doi: 10.1021/nl204500r.
- [4] T. Mikolajick, V. Häublein, and H. Ryssel, "The effect of random dopant fluctuations on the minimum channel length of short-channel MOS transistors," *Appl. Phys. A, Mater. Sci. Process.*, vol. 64, no. 6, pp. 555–560, Jun. 1997, doi: 10.1007/s003390050516.
- [5] A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 9, pp. 1837–1852, Sep. 2003, doi: 10.1109/TED.2003.815862.
 [6] P. Andrei and L. Oniciuc, "Suppressing random dopant-induced fluctu-
- [6] P. Andrei and L. Oniciuc, "Suppressing random dopant-induced fluctuations of threshold voltages in semiconductor devices," J. Appl. Phys., vol. 104, no. 10, Nov. 2008, Art. no. 104508, doi: 10.1063/1.2973457.
- [7] H.-S. P. Wong, Y. Taur, and D. J. Frank, "Discrete random dopant distribution effects in nanometer-scale MOSFETs," *Microelctron. Rel.*, vol. 38, no. 9, pp. 1447–1456, May 1998, doi: 10.1016/S0026-2714(98)00053-5.
- [8] T. Mizuno, J.-I. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, no. 11, pp. 2216–2221, Nov. 1994, doi: 10.1109/16.333844.
- [9] A. Heinzig, S. Slesazeck, F. Kreupl, T. Mikolajick, and W. M. Weber, "Reconfigurable silicon nanowire transistors," *Nano Lett.*, vol. 12, no. 1, pp. 119–124, 2012, doi: 10.1021/nl203094h.
- [10] M. De Marchi *et al.*, "Polarity control in double-gate, gate-allaround vertically stacked silicon nanowire FETs," in *IEDM Tech. Dig.*, Dec. 2012, pp. 8.4.1–8.4.4, doi: 10.1109/IEDM.2012.6479004.
- [11] M. Simon *et al.*, "Top-down fabricated reconfigurable FET with two symmetric and high-current on-states," *IEEE Electron Device Lett.*, vol. 41, no. 7, pp. 1110–1113, Jul. 2020, doi: 10.1109/LED. 2020.2997319.
- [12] M. R. Müller et al., "Gate-controlled WSe₂ transistors using a buried triple-gate structure," Nanosc. Res. Lett., vol. 11, no. 1, p. 512, Dec. 2016, doi: 10.1186/s11671-016-1728-7.
- [13] M. Simon, A. Heinzig, J. Trommer, T. Baldauf, T. Mikolajick, and W. M. Weber, "Top-down technology for reconfigurable nanowire FETs with symmetric on-currents," *IEEE Trans. Nanotechnol.*, vol. 16, no. 5, pp. 812–819, Sep. 2017, doi: 10.1109/TNANO.2017.2694969.
- [14] Z. Zhao, S. Rakheja, and W. Zhu, "Nonvolatile reconfigurable 2D Schottky barrier transistors," *Nano Lett.*, vol. 21, no. 21, pp. 9318–9324, Nov. 2021, doi: 10.1021/acs.nanolett.1c03557.
- [15] B. Sun *et al.*, "On the operation modes of dual-gate reconfigurable nanowire transistors," *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3684–3689, Jul. 2021, doi: 10.1109/TED.2021.3081527.

- [16] J. Knoch, M. Zhang, S. Mantl, and J. Appenzeller, "On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 7, pp. 1669–1674, Jul. 2006, doi: 10.1109/TED.2006.877262.
- [17] B. Winstead and U. Ravaioli, "Simulation of Schottky barrier MOS-FETs with a coupled quantum injection/Monte Carlo technique," *IEEE Trans. Electron Devices*, vol. 47, no. 6, pp. 1241–1246, Jun. 2000, doi: 10.1109/16.842968.
- [18] A. Bolognesi, A. Di Carlo, and P. Lugli, "Influence of carrier mobility and contact barrier height on the electrical characteristics of organic transistors," *Appl. Phys. Lett.*, vol. 81, no. 24, pp. 4646–4648, Dec. 2002, doi: 10.1063/1.1527983.
- [19] E. J. Tan *et al.*, "Demonstration of Schottky barrier NMOS transistors with erbium silicided source/drain and silicon nanowire channel," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1167–1170, Oct. 2008, doi: 10.1109/LED.2008.2004508.
- [20] R. Jhaveri, V. Nagavarapu, and J. C. S. Woo, "Asymmetric Schottky tunneling source SOI MOSFET design for mixed-mode applications," *IEEE Trans. Electron Devices*, vol. 56, no. 1, pp. 93–99, Jan. 2009, doi: 10.1109/TED.2008.2008161.
- [21] S. J. Park *et al.*, "Channel length-dependent operation of ambipolar Schottky-barrier transistors on a single Si nanowire," ACS Appl. Mater. Interfaces, vol. 12, no. 39, pp. 43927–43932, Sep. 2020, doi: 10.1021/acsami.0c12595.
- [22] S. Datta, "Nanoscale device modeling: The Green's function method," *Superlattices Microstruct.*, vol. 28, no. 4, pp. 253–278, Oct. 2000, doi: 10.1006/spmi.2000.0920.
- [23] J. Knoch, Nanoelectronics: Device Physics, Fabrication, Simulation. Berlin, Germany: De Gruyter, 2020, doi: 10.1515/9783110575507.
- [24] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fullydepleted, surrounding-gate MOSFET's," *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, Feb. 1997, doi: 10.1109/55.553049.
- [25] R.-R. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk," *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1704–1710, Jul. 1992, doi: 10.1109/16.141237.
 [26] K. K. Young, "Short-channel effect in fully depleted SOI MOSFETs,"
- [26] K. K. Young, "Short-channel effect in fully depleted SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 399–402, Feb. 1989, doi: 10.1109/16.19942.
- [27] J. Appenzeller, J. Knoch, M. T. Björk, H. Riel, H. Schmid, and W. Riess, "Toward nanowire electronics," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2827–2845, Nov. 2008, doi: 10.1109/TED.2008.2008011.
- [28] R. Venugopal, M. Paulsson, S. Goasguen, S. Datta, and M. S. Lundstrom, "A simple quantum mechanical treatment of scattering in nanoscale transistors," *J. Appl. Phys.*, vol. 93, no. 9, pp. 5613–5625, May 2003, doi: 10.1063/1.1563298.
- [29] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom, "Theory of ballistic nanotransistors," *IEEE Trans. Electron Devices*, vol. 50, no. 9, pp. 1853–1864, Sep. 2003, doi: 10.1109/TED.2003.815366.
- [30] J. Knoch, W. Riess, and J. Appenzeller, "Outperforming the conventional scaling rules in the quantum-capacitance limit," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 372–374, Apr. 2008, doi: 10.1109/LED.2008.917816.
- [31] W. M. Weber, A. Heinzig, J. Trommer, M. Grube, F. Kreupl, and T. Mikolajick, "Reconfigurable nanowire electronics-enabling a single CMOS circuit technology," *IEEE Trans. Nanotechnol.*, vol. 13, no. 6, pp. 1020–1028, Nov. 2014, doi: 10.1109/TNANO.2014.2362112.
 [32] D.-Y. Jeon *et al.*, "Scaling and graphical transport-map analysis of
- [32] D.-Y. Jeon *et al.*, "Scaling and graphical transport-map analysis of ambipolar Schottky-barrier thin-film transistors based on a parallel array of Si nanowires," *Nano Lett.*, vol. 15, no. 7, pp. 4578–4584, Jun. 2015, doi: 10.1021/acs.nanolett.5b01188.
- [33] S. Pregl, A. Heinzig, L. Baraban, G. Cuniberti, T. Mikolajick, and W. M. Weber, "Printable parallel arrays of Si nanowire Schottkybarrier-FETs with tunable polarity for complementary logic," *IEEE Trans. Nanotechnol.*, vol. 15, no. 3, pp. 549–556, May 2016, doi: 10.1109/TNANO.2016.2542525.
- [34] A. J. Kronemeijer *et al.*, "A selenophene-based low-bandgap donoracceptor polymer leading to fast ambipolar logic," *Adv. Mater.*, vol. 24, no. 12, pp. 1558–1565, Mar. 2012, doi: 10.1002/adma.201104522.
- [35] M. S. Lundstrom and D. A. Antoniadis, "Compact models and the physics of nanoscale FETs," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 225–233, Feb. 2014, doi: 10.1109/TED.2013.2283253.
- [36] N. F. Ža'bah, K. S. K. Kwa, L. Bowen, B. Mendis, and A. O'Neill, "Top-down fabrication of single crystal silicon nanowire using optical lithography," *J. Appl. Phys.*, vol. 112, no. 2, Jul. 2012, Art. no. 024309, doi: 10.1063/1.4737463.
- [37] S. J. Fang, W. Chen, T. Yamanaka, and C. R. Helms, "The evolution of (001) Si/SiO₂ interface roughness during thermal oxidation," *J. Electrochem. Soc.*, vol. 144, no. 8, pp. 2886–2893, Aug. 1997, doi: 10.1149/1.1837912.