



Foreword

Special Issue on Spintronics-Devices and Circuits

IT IS our great pleasure to introduce this Special Issue on Spintronics-Devices and Circuits to the IEEE TRANSACTIONS ON ELECTRON DEVICES readership. This issue features research that addresses the important and timely topics related to spintronic devices, circuits, and new architectures for low power applications. Spintronics is one of the emerging fields for the next-generation nano-electronic devices that offer solutions for memory and energy-efficient circuits and systems for data-intensive processing applications. Recent advances have expanded this technology to the entire microelectronics community in the domains of sensors, memories, oscillators, quantum information, processors, and computer architecture. These advancements in spintronics have shown great promise for stochastic and neuromorphic computing, in-memory computing, and data security applications. However, these applications are constrained by the challenges related to low spin efficiency, device reliability, high power consumption, low processing speed, and large area overhead. This Special Issue has been organized to bring together researchers and experts to address these technological challenges.

The call for papers of this Special Issue on Spintronics-Devices and Circuits was published in February 2021. Reviews for this Special Issue were organized by Guest Editors from the United States, India, France, China, and Singapore. A total of 54 submissions were received, out of which 17 articles were accepted after a rigorous reviewing process. Each of these accepted articles addresses one or more challenges with innovative solutions.

The first part of this Special Issue, containing five papers, is focused on spintronic devices optimized for improved electronic and magnetic properties. In the first article [A1], Frost *et al.* demonstrated that a bcc tungsten seed layer along with non-magnetic overlayers such as Ag and Ta can be used to promote the (110) surface to crystallize a Co-based Heusler-alloy film in a layer-by-layer mode at low energy and to induce perpendicular magnetic anisotropy. The corresponding devices are fabricated and characterized at room temperature. In the second article [A2], Mishra *et al.* used Mn-doped MoSe₂ monolayer with and without gas adsorption to tailor the electronic and magnetic properties of the MoSe₂ monolayer. Furthermore, Curie temperature and magnetic exchange

coupling are calculated to indicate the robust ferromagnetism in both doped and adsorbed Mn-MoSe₂ monolayer. In the next article [A3], Fu *et al.* explored the influence of out-of-plane spin polarization for the realization of efficient spin-orbit-torque-based memory and oscillators. In the fourth article [A4], Wang *et al.* used a method based on the magnetoelectric effect present in multiferroic heterostructures to design a reconfigurable waveguide channel for spin-wave transmission. A phase shifter is designed to build an interferometer to fulfill the deconstruct and construct logic functions based on strain-controlled spin waves. In the last article [A5], Misba *et al.* proposed energy-efficient voltage-induced strain control of a domain wall in a perpendicularly magnetized nanoscale racetrack on a piezoelectric substrate. It can implement a stochastic multistate synapse to be utilized in neuromorphic computing platforms. Such a strain-controlled synapse has an energy consumption of ~ 1 fJ and could thus be very attractive to implement energy-efficient quantized neural networks.

The second part of this Special Issue, containing six articles, is focused on energy-efficient, high-speed, and reliable spintronic-based circuits. In the first article [A6], Cho *et al.* designed a nonvolatile flip-flop utilizing valley-spin Hall effect in monolayer tungsten. It achieves 74%–75% lower backup energy and 55%–59% lower restore energy than the existing flip flops based on the giant spin Hall effect. In the second article [A7], Liu *et al.* proposed a novel nonvolatile look-up-table design based on a voltage-controlled spin-orbit torque device, which utilizes the symmetrical structure of a spintronic memory cell and a separated CMOS select tree to enhance the operating speed and read reliability and to reduce power consumption. In the third article [A8], Barla *et al.* proposed an auto-write-stopping circuit to achieve energy-efficient implementation of hybrid MTJ/CMOS arithmetic logic circuits based on logic-in-memory architecture. The proposed full adder and arithmetic logic unit are better than the conventional designs in terms of power dissipation, output response, and the number of devices. In [A9], Ghanatian *et al.* presented a 3-bit flash spin-orbit torque analog-to-digital converter (ADC), which is based on switching of a perpendicular-anisotropy magnetic tunnel junction by the spin Hall effect assisted by spin-transfer torque. The design eliminates the need for current mirror circuits that are used in current-mode flash CMOS ADCs. The power consumption and the maximum

sampling rate are estimated as $416 \mu\text{W}$ and 102 MS/s , respectively. In the next article [A10], Yang *et al.* proposed a novel in-memory computing platform based on hybrid spintronic/CMOS memory to perform efficient logic and arithmetic operations. One-bit full adder and ripple carry adder are implemented by utilizing the enhanced peripheral circuitry embedded in the memory without adding any processing unit. The performance of write operations is significantly improved by exploiting the toggle spin-torque mechanism. The resistance margin of the proposed design is two times greater than the previous schemes. In the last article [A11] of this part, Tang *et al.* designed a skyrmion-magnetic domain interconversion logic gate and studied the effects of elevated temperatures and structural defects on speed and stability using various geometrical and magnetic parameters. Although the elevated temperatures significantly disrupt the skyrmion stability, it helps with the depinning of magnetic domains in the presence of structural defects to improve the propagation process.

The third and final part of this Special Issue, containing six articles, is focused on the implementation of efficient architectures using spintronic devices for system-level applications. In the first article [A12], Sahu *et al.* proposed a ferrimagnetic domain-wall synapse device as an alternative to its ferromagnetic counterpart for faster and more energy-efficient on-chip learning on a crossbar-array-based analog-hardware fully connected neural network. The ferrimagnetic-domain-wall velocity is about 2–2.5 times higher than the ferromagnetic-domain wall velocity in a CoFe/Pt device at room temperature. As a consequence, the total energy consumption and the time required for on-chip learning are significantly improved. In the next article [A13], Cai *et al.* proposed a device and circuit interaction approach for spintronic-based binary neural network (BNN) realization for MNIST handwritten digit recognition. A 4T-2M bit-cell is developed from commodity spintronic bit-cell to achieve one-step convolution, as well as XNOR and accumulation (XAC) operations. The recognition latency of one-step convolution is improved by 21% than that of XAC convolution, whereas the energy consumption of XAC is 30% lower than the one-step operations. In [A14], Liu *et al.* evaluated a neural spin-orbit torque-based lookup table (NSOT-LUT) approach for artificial neural networks within an island-style reconfigurable fabric and then optimized for energy-sparing operation, throughput, and routability. The NSOT-LUT fabric achieves approximately six-fold area savings, two-fold speedup, and two-fold power savings for a set of 12 benchmark circuits when compared to an island-style baseline FPGA using spintronic configuration memory. In [A15], Nisar *et al.* proposed an advanced encryption standard (AES) system within in-memory computing architecture using a voltage-controlled spin-orbit-torque (SOT) device. The entire encryption process is performed within the high-density spintronic-based memory array to achieve low power and high processing speed. In [A16], Nikam *et al.* presented an approach for resource-intensive core computations of the long short-term memory (LSTM) network *in-situ* on a passive resistive random-access memory (RRAM) crossbar array for realizing compact and ultralow-power recurrent neural

network engines for mobile Internet-of-Things (IoT) devices. The passive LSTM-based array implementation outperforms the prior digital and active 1T-1R RRAM designs by several orders of magnitude in terms of area and energy consumption during the training. In [A17], Fu *et al.* proposed level scaling and pulse regulating methods that are simple, feasible, and universal to effectively mitigate the impact of cycle-to-cycle variations for $\text{TiO}_2/\text{TiO}_{2-x}$ memristor-based edge AI systems.

The Special Issue was attractive and competitive enough since it received a large number of submissions with an acceptance of around 31%. The objectives of the Special Issue were fulfilled in terms of advancing novel and emerging techniques for addressing challenging problems in spintronic devices, circuits and systems. We sincerely thank the reviewers and appreciate their efforts for timely reviews. We also thank all the authors for submitting their research in this Special Issue. We hope that you will enjoy reading these novel contributions.

BRAJESH KUMAR KAUSHIK, *Lead Guest Editor*
Department of Electronics and
Communication Engineering
Indian Institute of Technology Roorkee
Roorkee 247667, India

SANJEEV AGGARWAL, *Guest Editor*
Everspin Technologies Inc.
Chandler, AZ 85226 USA

SUPRIYO BANDYOPADHYAY, *Guest Editor*
Department of Electrical and Computer
Engineering
Virginia Commonwealth University
Richmond, VA 23284 USA

DEBANJAN BHOWMIK, *Guest Editor*
Department of Electrical Engineering
Indian Institute of Technology Bombay
Mumbai 400076, India

VIVEK DE, *Guest Editor*
Circuits Research Laboratory
Intel
Hillsboro, OR 97124 USA

BERNARD DIENY, *Guest Editor*
SPINTEC
Univ. Grenoble Alpes/CEA-IRIG/CNRS
38000 Grenoble, France

WANG KANG, *Guest Editor*
School of Integrated Circuit Science and
Engineering
Beihang University
Beijing 100191, China

S. N. PIRAMANAYAGAM, *Guest Editor*
School of Physical and Mathematical Sciences
Division of Physics and Applied Physics
Nanyang Technological University
Singapore 637371

KAUSHIK ROY, *Guest Editor*
School of Electrical and Computer Engineering
Purdue University
West Lafayette, IN 47907 USA

ASHWIN A. TULAPURKAR, *Guest Editor*
Department of Electrical Engineering
Indian Institute of Technology Bombay
Mumbai 400076, India

APPENDIX: RELATED ARTICLES

- [A1] W. Frost, M. Samiepour, and A. Hirohata, "Perpendicular anisotropy controlled by seed and capping layers of Heusler-alloy films," *IEEE Trans. Electron Devices*, early access, Sep. 6, 2021, doi: [10.1109/TED.2021.3105490](https://doi.org/10.1109/TED.2021.3105490).
- [A2] N. Mishra, B. P. Pandey, B. Kumar, and S. Kumar, "Enhanced electronic and magnetic properties of N₂O gas adsorbed Mn-doped MoSe₂ monolayer," *IEEE Trans. Electron Devices*, early access, Oct. 18, 2021, doi: [10.1109/TED.2021.3116929](https://doi.org/10.1109/TED.2021.3116929).
- [A3] Z. Fu *et al.*, "Optimal spin polarization for spin-orbit-torque memory and oscillator," *IEEE Trans. Electron Devices*, early access, Jan. 10, 2022, doi: [10.1109/TED.2021.3137764](https://doi.org/10.1109/TED.2021.3137764).
- [A4] F. Wang *et al.*, "Design of reconfigurable spin-wave nanochannels based on strain-mediated multiferroic heterostructures and logic device applications," *IEEE Trans. Electron Devices*, early access, Dec. 23, 2021, doi: [10.1109/TED.2021.3135486](https://doi.org/10.1109/TED.2021.3135486).
- [A5] W. Al Misba, T. Kaisar, D. Bhattacharya, and J. Atulasimha, "Voltage-controlled energy-efficient domain wall synapses with stochastic distribution of quantized weights in the presence of thermal noise and edge roughness," *IEEE Trans. Electron Devices*, early access, Sep. 23, 2021, doi: [10.1109/TED.2021.3111846](https://doi.org/10.1109/TED.2021.3111846).
- [A6] K. Cho, S. K. Thirumala, X. Liu, N. Thakuria, Z. Chen, and S. K. Gupta, "Utilizing valley-spin Hall effect in WSe₂ for low power non-volatile flip-flop design," *IEEE Trans. Electron Devices*, early access, Dec. 29, 2021, doi: [10.1109/TED.2022.3135475](https://doi.org/10.1109/TED.2022.3135475).
- [A7] X. Liu, E. Deng, H. Zhang, Y. Zhang, B. Pan, and W. Kang, "Novel nonvolatile lookup table design based on voltage-controlled spin orbit torque memory," *IEEE Trans. Electron Devices*, early access, Jan. 28, 2022, doi: [10.1109/TED.2022.3143071](https://doi.org/10.1109/TED.2022.3143071).
- [A8] P. Barla, V. K. Joshi, and S. Bhat, "A novel auto-write-stopping circuit for SHE + STT-MTJ/CMOS hybrid ALU," *IEEE Trans. Electron Devices*, early access, Feb. 4, 2022, doi: [10.1109/TED.2022.3145331](https://doi.org/10.1109/TED.2022.3145331).
- [A9] H. Ghanatian, H. Farkhani, Y. Rezaeiyan, T. Böhnert, R. Ferreira, and F. Moradi, "A 3-bit flash spin-orbit torque (SOT)-analog-to-digital converter (ADC)," *IEEE Trans. Electron Devices*, early access, Jan. 26, 2022, doi: [10.1109/TED.2022.3142649](https://doi.org/10.1109/TED.2022.3142649).
- [A10] Z. Yang *et al.*, "A novel computing-in-memory platform based on hybrid spintronic/CMOS memory," *IEEE Trans. Electron Devices*, early access, Jan. 4, 2022, doi: [10.1109/TED.2021.3137761](https://doi.org/10.1109/TED.2021.3137761).
- [A11] C. Tang *et al.*, "Effects of temperature and structural geometries on a skyrmion logic gate," *IEEE Trans. Electron Devices*, early access, Dec. 10, 2021, doi: [10.1109/TED.2021.3130217](https://doi.org/10.1109/TED.2021.3130217).
- [A12] U. Sahu, N. Sisodia, P. K. Muduli, and D. Bhowmik, "Ferrimagnetic synapse devices for fast and energy-efficient on-chip learning on crossbar-array-based neural networks (a device-circuit-system co-study)," *IEEE Trans. Electron Devices*, early access, Feb. 9, 2022, doi: [10.1109/TED.2022.3142119](https://doi.org/10.1109/TED.2022.3142119).
- [A13] H. Cai, Z. Bian, Z. Fan, B. Liu, and L. Naviner, "Commodity bit-cell sponsored MRAM interaction design for binary neural network," *IEEE Trans. Electron Devices*, early access, Dec. 27, 2021, doi: [10.1109/TED.2021.3134588](https://doi.org/10.1109/TED.2021.3134588).
- [A14] M. Liu, P. Borulkar, M. Hossain, R. F. DeMara, and Y. Bai, "Spin-orbit torque neuromorphic fabrics for low-leakage reconfigurable in-memory computation," *IEEE Trans. Electron Devices*, early access, Jan. 20, 2022, doi: [10.1109/TED.2021.3140040](https://doi.org/10.1109/TED.2021.3140040).
- [A15] A. Nisar, S. Dhull, S. Shreya, and B. K. Kaushik, "Energy-efficient advanced data encryption system using spin-based computing-in-memory architecture," *IEEE Trans. Electron Devices*, early access, Mar. 3, 2022, doi: [10.1109/TED.2022.3150623](https://doi.org/10.1109/TED.2022.3150623).
- [A16] H. Nikam, S. Satyam, and S. Sahay, "Long short-term memory implementation exploiting passive RRAM crossbar array," *IEEE Trans. Electron Devices*, early access, Dec. 15, 2021, doi: [10.1109/TED.2021.3133197](https://doi.org/10.1109/TED.2021.3133197).
- [A17] J. Fu, Z. Liao, and J. Wang, "Level scaling and pulse regulating to mitigate the impact of the cycle-to-cycle variation in memristor-based edge AI system," *IEEE Trans. Electron Devices*, early access, Feb. 10, 2022, doi: [10.1109/TED.2022.3146801](https://doi.org/10.1109/TED.2022.3146801).



Brajesh Kumar Kaushik (Senior Member, IEEE) received the Ph.D. degree from the Indian Institute of Technology Roorkee, Roorkee, India, in 2007.

In December 2009, he joined the Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, as an Assistant Professor, promoted to an Associate Professor in April 2014, and since August 2020, he has been a Full Professor. He was a Visiting Professor with TU-Dortmund, Germany, in 2017, McGill University, Montreal, QC, Canada, in 2018, and Liaocheng University, Liaocheng, China, in 2018. He is also a Visiting Lecturer of the SPIE Society to deliver lectures in the area of spintronics and optics at SPIE chapters located across the world. He has 12 books to his credit published by reputed publishers such as CRC Press, Springer, Artech, and Elsevier. His research interests include high-speed interconnects, carbon nanotube-based designs, organic electronics, device circuit co-design, optics and photonics-based devices, image processing, spintronics-based devices, circuits, and computing.

Dr. Kaushik is a member of many expert committees constituted by government and nongovernment organizations. He is currently a member of two technical committees, namely, Spintronics (TC-5) and Quantum Computing, Neuromorphic Computing, and Unconventional Computing (TC-16) of the IEEE Nanotechnology Council. He is currently a Distinguished Lecturer of IEEE Electron Devices Society (EDS) to offer EDS Chapters with quality lectures in his research domain. He is the Editor of the IEEE TRANSACTIONS ON ELECTRON DEVICES and *Microelectronics Journal* (Elsevier), and an Associate Editor of the IEEE SENSORS JOURNAL and *IET Circuits, Devices & Systems*. He is an Editorial Board Member of the *Journal of Engineering, Design and Technology* (Emerald) and *Circuit World* (Emerald). He is among top 2% scientists in the world as per the Stanford University Report of 2019. He is also the Regional Coordinator (R10) of IEEE Nanotechnology Council Chapters. One of his books, titled *Nanoscale Devices: Physics, Modeling, and Their Application* (CRC Press, 2020), won the 2018 Outstanding Book and Digital Product Awards in the Reference/Monograph Category from the Taylor and Francis Group. He has been offered with fellowships and awards from DAAD, the Shastri Indo Canadian Institute (SICI), ASEM Duo, and the United States–India Educational Foundation (Fulbright–Nehru Academic and Professional Excellence). He is the general chair, technical chair, and keynote speaker of reputed international and national conferences. He was also the Chairman and Vice Chairman of the IEEE Roorkee Sub-Section.



Sanjeev Aggarwal received the bachelor's degree from the Indian Institute of Technology Varanasi, Varanasi, India, in ceramic engineering, in 1989, and graduated from Cornell University, Ithaca, NY, USA, with a doctorate in materials science and engineering in 1996.

After his Ph.D. degree, he worked on developing ferroelectric memories with the University of Maryland, College Park, MD, USA, before joining Texas Instruments, Dallas, TX, USA. He is currently the President and the Chief Executive Officer of Everspin Technologies, Chandler, AZ, USA, with over 25 years of expertise in the non-volatile memory and semiconductor industry. He has been instrumental in shaping Everspin since its inception in 2008 in various leadership positions. Most recently, he served as the Chief Technology Officer driving product and technology roadmaps and business agreements with partners, vendors, and suppliers. As the Vice President of Technology Research and Development, he directed cross-functional teams to develop and qualify new technology and products. As Vice President of Operations, he managed manufacturing operations,

supply chain, and managed joint development agreements for technology transfer and production. Prior to that, he was the Vice President of Manufacturing and Process Technology responsible for FAB operations. Prior to Everspin, he was with Freescale Semiconductor, Austin, TX, USA, and part of the team that spun out to form Everspin Technologies. His technical contributions include over 100 issued patents, more than 100 publications, and numerous invited presentations.

Dr. Aggarwal was awarded the Bravo Award for promoting “on-time execution” discipline. In 2005, he was awarded the Technical Excellence Award by the International Symposium on Integrated Ferroelectrics for his contributions to commercializing FRAM technology.



Supriyo Bandyopadhyay (Fellow, IEEE) is currently a Commonwealth Professor of electrical and computer engineering at Virginia Commonwealth University, Richmond, VA, USA, where he directs the Quantum Device Laboratory. His research has been frequently featured in newspapers, internet blogs, magazines, journals (*Nature*, *Nanotechnology*), CBS, NPR, and internet news portals. He coauthored the first English language textbook on spintronics (*Introduction to Spintronics*, CRC Press, 1st edition in 2008, 2nd edition in 2015). He has authored or coauthored over 400 research publications on a wide variety of topics including spintronics, straintronics, nanoscale self-assembly, and carrier transport in nanostructures.

Prof. Bandyopadhyay won many awards including Virginia's Outstanding Scientist (2016), the State Council of Higher Education for Virginia Outstanding Faculty Award (2018), the University Award of Excellence (2017), his department's Lifetime Achievement Award (2015), and his university's Distinguished Scholarship Award (2012). His prior employer, the University of Nebraska–Lincoln, gave him the College of Engineering Research Award (1998), Service Award (2001), and Interdisciplinary Research Award (2001). In 2020, he received the "Pioneer in Nanotechnology" Award from the IEEE. He is the Founding Chair of the IEEE Nanotechnology Council Technical Committee on Spintronics. He served as a Jefferson Science Fellow of the U.S. National Academies of Science, Engineering, and Medicine during the 2020–2021 term and was an adviser to the USAID Bureau for Europe and Eurasia, Division of Energy and Infrastructure. He is a fellow of the American Physical Society (APS), the Institute of Physics (IoP), the Electrochemical Society (ECS), and the American Association for the Advancement of Science (AAAS).



Debanjan Bhowmik received B.Tech. degree in electrical engineering from the Indian Institute of Technology (IIT) Kharagpur, Kharagpur, India, in 2010, and the Ph.D. degree from the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA, in 2015.

He joined IIT Delhi, New Delhi, India, in 2017 and subsequently moved to IIT Bombay, Mumbai, India, in 2022. He is currently an Assistant Professor with the Department of Electrical Engineering, IIT Bombay. He carries out research mainly on non-Von Neumann computing/neuromorphic computing schemes using spintronics for edge AI applications.



Vivek De (Fellow, IEEE) received the B.Tech. degree from the Indian Institute of Technology (IIT) Madras, Chennai, India, in 1985, the M.S. degree from Duke University, Durham, NC, USA, in 1986, and the Ph.D. degree from Rensselaer Polytechnic Institute, Troy, NY, USA, in 1992, all in electrical engineering.

He is an Intel Fellow and the Director of Circuit Technology Research at Intel Labs. He is responsible for leading and inspiring long-term research in future circuit technologies and design techniques for system-on-chip (SoC) designs with a focus on energy efficiency. He has 334 publications in refereed international conferences and journals with a citation H-index of 83, and 236 patents issued with 28 more patents filed (pending). He received an Intel Achievement Award for his contributions to integrated voltage regulator technology. He was a recipient of the 2019 IEEE Circuits and System Society (CASS) Charles A. Desoer Technical Achievement Award for "pioneering contributions to leading-edge performance and energy-efficient microprocessors & many-core system-on-chip (SoC) designs"

and the 2020 IEEE Solid-State Circuits Society (SSCS) Industry Impact Award for "seminal impact and distinctive contributions to the field of solid-state circuits and the integrated circuits industry." He received the 2017 Distinguished Alumnus Award from IIT Madras.



Bernard Dieny played a key role in the pioneering work on giant magnetoresistance spin-valves which were introduced in hard disk drives in 1998. In 2001, he launched SPINTEC Laboratory (Spintronics and Technology of Components) in Grenoble, France. He co-founded two startup companies: Crocus Technology on MRAM and magnetic sensors in 2006 and EVADERIS on circuits design in 2014. His field of expertise covers a broad spectrum from basic research in nanomagnetism and spin-electronics to functional spintronic devices. He has been conducting research on magnetism and spin electronics for 35 years.

He received two Advanced Research Grants from the European Research Council in 2009 and 2014 related to hybrid CMOS/magnetic integrated electronics. He was nominated IEEE Fellow in 2010, received the De Magny Prize from the French Academy of Sciences in 2015, and the IEEE Magnetics Society Achievement Award in 2019.



Wang Kang (Senior Member, IEEE) received the double Ph.D. degrees in physics from the University of Paris-Sud, Orsay, France, and in microelectronics from Beihang University, Beijing, China, in 2014.

Since 2018, he has been an Associate Professor with the School of Integrated Circuit Science and Engineering, Beihang University. His research interests include spintronics and its related devices, circuits, and advanced architectures. Recently, he has been focusing on in-memory computing architectures and VLSI. He has coauthored more than 100 scientific papers, which have been published in *PROCEEDINGS OF THE IEEE*, *Nature Electronics*, *Nature Communications*, *Physical Review Applied*, *IEEE TRANSACTIONS ON COMMUNICATIONS*, *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS*, *IEEE ELECTRON DEVICE LETTERS*, Design Automation Conference (DAC), Design, Automation, and Test in Europe Conference (DATE), and Asia and South Pacific DAC (ASP-DAC). He served as a Guest Editor for *IEEE TRANSACTIONS ON ELECTRON DEVICES*, *Microelectronics Journal*, and

SPIN, and a TPC Member of DAC, Great Lakes Symposium on Very Large Scale Integration (GLSVLSI), and Non-Volatile Memory Systems and Applications (NVMSA).



S. N. Piramanayagam (Senior Member, IEEE) received the bachelor's degree from Madurai Kamaraj University, Madurai, India, in 1985, the master's degree in physics from the University of Kerala, Trivandrum, India, in 1988, and the Ph.D. degree from the Indian Institute of Technology Bombay, Mumbai, India, in 1994.

After his Ph.D. degree, he carried out further research at Shinshu University, Matsumoto, Japan, from 1995 to 1999. He has experience of 30 years in the field of magnetism with research topics ranging from amorphous magnetic alloy, permanent magnetic materials to thin films, and nanostructures for recording and spintronics applications. He has about 200 publications in ISI journals, filed several patents, and edited a book titled *Developments in Data Storage: Materials Perspective*. Ten Ph.D. students and several FYP and master's students have graduated under his supervision. Prior to joining Nanyang Technological University (NTU), as an Associate Professor, he worked with the Data Storage Institute, Singapore (A*STAR). His current interest lies in the inter-disciplinary

areas of magnetism, electronics, and nanotechnology. His research aims to gain understanding and solve issues related to areas such as spintronics, magnetic recording, and neuromorphic computing.

Dr. Piramanayagam serves as a Managing Editor for *Nano*, an Editor for *IEEE TRANSACTIONS ON MAGNETICS*, an Editorial Board Member for *Scientific Reports* (Nature Publishing Group) and *Physica Status Solidi-RRL*. He has served as the Chair for IEEE Magnetics Society Technical Committee, and he is an elected member of the AdCom of IEEE Magnetics Society.



Kaushik Roy (Fellow, IEEE) received the B.Tech. degree in electronics and electrical communications engineering from the Indian Institute of Technology Kharagpur, Kharagpur, India, in 1983, and the Ph.D. degree from the Department of Electrical and Computer Engineering, University of Illinois at Urbana–Champaign, Champaign, IL, USA, in 1990.

He was a Purdue University Faculty Scholar from 1998 to 2003 and a Research Visionary Board Member of Motorola Labs, Schaumburg, IL, USA, in 2002. He was also the M. Gandhi Distinguished Visiting Faculty Member at the Indian Institute of Technology Bombay, Mumbai, India, and the Global Foundries Visiting Chair at the National University of Singapore, Singapore. He was with the Semiconductor Process and Design Center, Texas Instruments, Dallas, TX, USA, where he worked for three years on FPGA architecture development and low-power circuit design. In 1993, He joined the Faculty of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA, where he is currently the Edward G. Tiedemann, Jr., Distinguished Professor. He is

also the Director of the Center for Brain-Inspired Computing (C-BRIC), West Lafayette, funded by SRC/DARPA. He has supervised 95 Ph.D. dissertations. He is the coauthor of two books on low-power CMOS VLSI design (John Wiley and McGraw Hill). He has published more than 800 papers in refereed journals and conferences and holds 28 patents. His current research interests include neuromorphic and emerging computing models, neuro-mimetic devices, spintronics, device-circuit-algorithm co-design for nano-scale silicon and nonsilicon technologies, and low-power electronics.

Dr. Roy received the National Science Foundation Career Development Award in 1995, the IBM Faculty Partnership Award, the ATT/Lucent Foundation Award, the 2005 SRC Technical Excellence Award, the SRC Inventors Award, the Purdue College of Engineering Research Excellence Award, the Humboldt Research Award in 2010, the 2010 IEEE Circuits and Systems Society Technical Achievement Award (Charles Doeser Award), the IEEE TCVLSI Distinguished Research Award in 2021, the Distinguished Alumnus Award from the Indian Institute of Technology Kharagpur, Kharagpur, the Global Foundries Visiting Chair at the National University of Singapore, the Fulbright–Nehru Distinguished Chair, the DoD Vannevar Bush Faculty Fellow, from 2014 to 2019, the Semiconductor Research Corporation Aristotle Award in 2015, the Best Paper Awards from the 1997 IEEE International Test Conference, the IEEE 2000 International Symposium on Quality of IC Design Award, the 2003 IEEE Latin American Test Workshop, the 2003 IEEE Nano, the 2004 IEEE International Conference on Computer Design, the 2006 IEEE/ACM International Symposium on Low Power Electronics and Design, the 2005 and 2019 IEEE Circuits and System Society Outstanding Young Author Award (Chris Kim, Abhronil Sengupta), the 2006 IEEE Transactions on VLSI Systems Best Paper Award, the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design Best Paper Award, and the 2013 IEEE Transactions on VLSI Best Paper Award. He has been on the Editorial Board of IEEE DESIGN AND TEST, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, and IEEE TRANSACTIONS ON ELECTRON DEVICES. He was a Guest Editor for the Special Issue on Low-Power VLSI in the IEEE DESIGN AND TEST in 1994, the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS in June 2000, *IEE Proceedings—Computers and Digital Techniques* in July 2002, and IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS in 2011.



Ashwin A. Tulapurkar received the B.Tech. degree from the Indian Institute of Technology Bombay, Mumbai, India, in 1992, and the Ph.D. degree in physics from the Tata Institute of Fundamental Research, Mumbai, in 1999.

He is currently a Professor with the Department of Electrical Engineering, Indian Institute of Technology Bombay. His current research interest includes spin-based phenomena.