Optimization of Stacked Nanoplate FET for 3-nm Node | IEEE Journals & Magazine | IEEE Xplore