InAs Channel Inset Effects on the DC, RF, and Noise Properties of InP pHEMTs

Diego C. Ruiz[®], *Student Member, IEEE*, Tamara Saranovac[®], *Student Member, IEEE*, Daxin Han, Anna Hambitzer, Akshay M. Arabhavi, Olivier Ostinelli, and C. R. Bolognesi[®], *Fellow, IEEE*

Abstract—GalnAs/InAs composite channels in InP-based pHEMTs enable wideband and/or low-noise performances because of their superior carrier transport properties. To date, the influence of the InAs inset design details on transistor performance has not been parametrized in the literature. We present a systematic study of the effects of the InAs channel inset thickness on transistor characteristics and cutoff frequencies versus temperature, and on the noise performance at 300 K. The epitaxial layer structures considered here incorporate 2 to 5-nm InAs insets in a fixed total composite channel thickness. All layers exhibit excellent electron mobilities (from 40 200 to 54 800 cm²/Vs at 77 K). Thicker InAs insets improve both the current gain cutoff frequency (f_{T}) and the maximum oscillation frequency (f_{MAX}). However, they also result in higher gate leakage currents and increased channel impact ionization. 50-nm gate length pHEMTs with a 5-nm InAs inset feature the highest simultaneous f_T/f_{MAX} ≥ 390/675 (455/800) GHz at 300 (15) K for a low-noise bias but exhibit the poorest minimum noise figure NF_{MIN}. Whereas higher f_T (and/or f_{MAX}) values have traditionally been associated with improved noise performances, this is no longer the case.

Index Terms— Direct current (DC), GalnAs, InAs channel, InP high electron mobility transistors (HEMTs), noise figure, radio frequency (RF).

I. INTRODUCTION

InP-BASED high electron mobility transistors (HEMTs) offer outstanding channel transport properties for high-speed, high-gain, and low-noise applications. They enable essential circuit blocks, such as low-noise receivers in telecommunications, imaging, and spectroscopy applications [1]. They are considered the best option for low-noise amplifiers, where the key emphasis does not only lie on speed and gain but also noise performance at both room and cryogenic temperatures [2].

In the pursuit of higher device operating frequencies, the careful optimization of transistor size and the reduction of

Manuscript received July 2, 2019; revised August 22, 2019; accepted September 6, 2019. Date of publication October 2, 2019; date of current version October 29, 2019. This work was supported in part by Swiss National Science Foundation under Grant 200020_169738. The review of this article was arranged by Editor P. J. Fay. *(Corresponding author: C. R. Bolognesi.)*

The authors are with the Laboratory for Millimeter-Wave Electronics, ETH Zürich, 8092 Zürich, Switzerland (e-mail: colombo@ieee.org).

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2019.2940638

parasitics plays a key role [3]–[5], as does the improvement of transport properties in the 2-D electron gas. InAs insets in indium-rich GaInAs channels evolved toward larger conduction band offsets and better carrier confinement [6]. Combined refinements in low-parasitics process architectures and layer epitaxy enabled record transconductances and short-circuited current-gain cutoff frequencies (f_T) [7]–[9], as the two quantities are linked according to the following equation [10]:

$$f_{\rm T} = \frac{g_{\rm m}}{2\pi} \frac{1}{(C_{\rm GS} + C_{\rm GD}) \left(1 + \frac{R_{\rm S} + R_{\rm D}}{R_{\rm DS}}\right) + g_{\rm m} C_{\rm GD} (R_{\rm S} + R_{\rm D})}$$
(1)

$$NF_{\rm MIN} = 10\log\left(1 + 2\pi \cdot K_{\rm f} \cdot f \cdot C_{\rm GS} \cdot \sqrt{\frac{R_{\rm G} + R_{\rm S}}{g_{\rm m}}}\right).$$
 (2)

With higher cutoff frequencies, one would also anticipate improved noise properties according to the classical Fukui equation (2) [11], where K_f is an empirical fitting parameter qualitatively associated with the "quality of transport" in the HEMT channel [11], and the remaining variables have their usual meaning (see the equivalent circuit model in Fig. 5).

More recent works on HEMT noise performance associated lower noise figures with f_{MAX} improvements [2], [12]. This article shows that, among other findings, HEMT technology reached a development stage where further improvements in both f_T and f_{MAX} can, in fact, lead to a *degradation* in noise performance.

In this article, we systematically characterize the effects of 2 to 5-nm InAs channel insets incorporated in a 9.5-nm composite channel (with a constant total channel thickness and otherwise identical layer design) on the room temperature and cryogenic direct current (DC)/radio frequency (RF) device characteristics, as well as on the 300-K noise performance. Impact ionization is found to increase noise at low frequencies by adding to gate leakage and at high frequencies by adding channel noise.

II. DEVICE FABRICATION

The epitaxial layer structures used in this study were grown by molecular beam epitaxy (MBE) on 2-inch semi-insulating InP substrates. In order to perform meaningful comparisons, all four epitaxial structures were identical with the exception of the InAs inset thickness in the channel, as illustrated in Fig. 1. The total composite channel thickness (GaInAs + InAs) was kept constant at 9.5 nm in all cases. The top AIInAs barrier thickness (4 nm) and its silicon delta-doping with a 2nm spacer were also identical for all samples. Table I shows

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/



Fig. 1. Schematic cross section of the fabricated InP-HEMTs.

 TABLE I

 HALL MEASUREMENTS AT ROOM TEMPERATURE AND 77 K

Temp.	Epitaxial Structure	$\mu ({\rm cm^2/V \cdot s})$	$N_{\rm S} (10^{12}{\rm cm}^{-2})$	$R_{ m S}\left(\Omega/\Box ight)$
RT	2nm InAs inset	11,900	2.37	221.2
	3nm InAs inset	13,500	2.63	175.3
	4nm InAs inset	14,600	2.80	152.6
	5nm InAs inset	15,100	2.87	143.9
77 K	2nm InAs inset	40,200	3.17	49.1
	3nm InAs inset	49,600	3.25	38.8
	4nm InAs inset	54,000	3.36	34.4
	5nm InAs inset	54,800	3.36	33.9

Hall measurements (without cap layers) carried out at room and liquid nitrogen temperatures for the epitaxial structures detailed in Fig. 1.

the results of Van der Pauw measurements at room temperature and 77 K with the n^+ GaInAs cap removed. The increasing mobilities observed with thicker InAs inserts indicate highquality epitaxial growths. The wider inserts lead to an apparent increase in modulation doping efficiency expressed by higher $N_{\rm S}$ values.

The device fabrication process was identical and simultaneous for the four epitaxial layers considered here. Ohmic contacts were formed by an evaporated Ge/Au/Ni/Au metal stack with subsequent rapid thermal annealing. Device isolation by wet chemical etching followed. Next, a two-step electron beam gate lithography process was performed to define the gate. First, the gate foot region was defined in the first exposure of a single layer of polymethyl methacrylate (PMMA) followed by the selective removal of the n^+ GaInAs cap layer. The Tgate electrode was formed with two separate exposures of a multilayer photoresist stack to define the gate foot and head separately and deposition of a Pt/Ti/Pt/Au metal stack. The gates were sunk 8 nm through the InP etch-stop and into the AlInAs barrier at 250 °C as per [10] and passivated with a 15-nm Al₂O₃ layer by atomic layer deposition (ALD). Careful measurements using focused ion-beam (FIB) cross sections on all structures confirmed a 50-nm gate footprint, as shown in Fig. 2. Finally, a Ti/Au overlay metallization was e-beam evaporated to complete the device fabrication.

III. RESULTS

DC measurements were performed with an HP4156B semiconductor parameter analyzer for representative $2 \times 50 \ \mu m$ pHEMTs with $L_G = 50$ nm. As shown in Fig. 3, a thicker InAs channel insert improves the maximum DC output current



Fig. 2. Cross-sectional FIB image of the fabricated gates with a gate footprint $L_{\rm G}$ of 50 nm.

 I_{DS} and the maximum DC transconductance g_{M} , but it also increases the gate leakage current I_{GS} and shifts the threshold voltage V_{th} negatively. The observed V_{th} shifts are due to the carrier sheet density N_{S} increases with the InAs inset thickness in the channel recorded in Table I.

RF measurements were carried out from 0.2 to 40 GHz with a PNA-X N5247A vector network analyzer using a line-reflect-reflect-match (LRRM) calibration and an off-wafer impedance standard substrate. In order to subtract pad parasitics from the measured S-parameters, on-wafer OPEN and SHORT pads with the same geometry as the device pad were used. Fig. 4(a) shows the extracted $f_{\rm T}$ with the iterative de-embedding method [13] as a function of the drain current, $I_{\rm DS}$, at drain bias voltages $V_{\rm DS}$ of 0.5 and 0.75 V, for the four considered InAs channel insets. Following the same approach, the extracted $f_{\rm MAX}$ for a $V_{\rm DS}$ of 0.5 V is represented in Fig. 4(b). Additionally, the 5-nm InAs inset transistor microwave performance biased at $I_{\rm DS} = 17.5$ mA and $V_{\rm DS} = 0.5$ V is plotted in Fig. 4(c).

The gradual increase in $f_{\rm T}$ with the InAs inset thickness in the channel was further studied by extracting small-signal equivalent circuit model (Fig. 5, [14], [15]) for each case, as presented in Table II. The extraction reveals that the $f_{\rm T}$ improvement with thicker InAs inset is mainly attributed to an improved intrinsic small-signal transconductance $g_{\rm m}$. Device capacitances vary little or decrease slightly with InAs inset thickness, providing a minor contribution to the rise in $f_{\rm T}$ according to (1). Table II shows that under low-noise biasing conditions, the experimental $f_{\rm T}$ and $f_{\rm MAX}$ increase continuously with the InAs inset thickness— $f_{\rm T}$ increases from 339 to 392 GHz (+15%) while $f_{\rm MAX}$ rises from 411 to 678 GHz (+65%). Similar behaviors can be observed in the DC and RF measurements carried out at a cryogenic temperature, as shown in Figs. 6 and 7.

Additionally, the extracted small-signal equivalent circuit parameters at 15 K show the same trends as at room temperature. Fig. 8 shows the rise in both the intrinsic small-signal transconductance g_m and the maximum DC transconductance g_M for a thicker InAs inset thickness for room temperature, 77 and 15 K.

The improved $f_{\rm T}$ and $f_{\rm MAX}$ values and the reduced resistances would globally suggest improved noise figures with thicker InAs insets. However, the thicker InAs insets lead to a clear increase in gate leakage $I_{\rm GS}$ during transistor operation





Fig. 3. (a) DC output, (b) transconductance, and (c) gate current characteristics of the fabricated 50-nm gate (2 \times 25) μm devices measured at 300 K.

(×6.9 rise between the 2 and 5-nm insets at $V_{\text{DS}} = 0.5$ V and $I_{\text{DS}} = 17.5$ mA, as shown in Table II).

The noise performance of our composite InAs/GaInAs channel HEMTs was characterized using the cold-source method [16]. The minimum noise figure $NF_{\rm MIN}$ was measured from 8 to 40 GHz utilizing an HP 346C K01 noise source and an MT984AU impedance tuner from Maury Microwave. $NF_{\rm MIN}$ degrades with increasing InAs inset thickness,



Fig. 4. (a) Short-circuit current gain cutoff frequency $f_{\rm T}$ versus $l_{\rm DS}$ at $V_{\rm DS} = 0.5$ V and $V_{\rm DS} = 0.75$ V for 50-nm gate (2 × 25) μ m devices measured at 300 K. (b) Maximum oscillation frequency $f_{\rm MAX}$ versus $l_{\rm DS}$ at $V_{\rm DS} = 0.5$ V for same devices. (c) Representative deembedded extrapolation of $|h_{21}|^2$ and Mason's maximum unilateral gain *U* for a 5-nm lnAs inset device with equal geometry biased at $V_{\rm DS} = 0.5$ V and $l_{\rm DS} = 17.5$ mA.

as shown in Fig. 9, where only the limiting 2 and 5-nm inset cases are shown for clarity; the 2-nm InAs inset provides an $NF_{\text{MIN}} = 0.6$ dB at 30 GHz while the 5-nm inset is significantly worse at 0.9 dB.

Results for the 3 and 4-nm insets are intermediate to the values shown in Fig. 9. Wider InAs insets show a higher noise at low frequencies, which is consistent with the observed higher gate leakage current levels. The NF_{MIN} frequency



Fig. 5. Intrinsic small-signal equivalent circuit model [14] it including the model extension (boxed in blue) is used to capture the inductive behavior in S_{22} in the presence of impact ionization and quantify impact ionization [15]. Extrinsic elements not shown.

TABLE II EXTRACTED EXTRINSIC AND INTRINSIC SMALL-SIGNAL MODELING PARAMETERS AT 300 K

	2 nm InAs	3 nm InAs	4 nm InAs	5 nm InAs
	inset	inset	inset	inset
$R_{ m G}\left(\Omega ight)$	0.89	0.89	0.89	0.89
$R_{ m D}\left(\Omega ight)$	1.01	0.89	0.99	0.92
$R_{ m S}\left(\Omega ight)$	1.04	0.91	0.80	1.01
$C_{\rm GD}({ m fF})$	11.4	11.1	11.9	11.8
$C_{\rm GS}({ m fF})$	29.0	28.6	26.1	27.9
$C_{\rm DS}$ (fF)	10.1	9.9	9.3	9.4
$R_{\rm GS}\left(\Omega\right)$	9.3	7.9	6.4	6.5
$R_{\rm DS}\left(\Omega\right)$	95.7	93.8	86.9	91.3
$R_{ m GD}\left(\Omega ight)$	9.0	8.3	9.7	7.9
$g_{\rm m}({\rm mS})$	81.5	88.5	94.9	102.1
$f_{\rm T, calc.}$ (GHz)	300	333	370	379
$f_{\rm T,meas.}$ (GHz)	339	367	380	392
$f_{\rm MAX}$ (GHz)	411	473	532	678
$I_{\rm GSmeas}$ (μA)	28.7	42.9	82.2	198.6

Example parameter extraction and $f_{\text{T,calculated}}$, $f_{\text{T,measured}}$, f_{MAX} and I_{GS} values of 50 nm gate (2 × 25) μ m devices biased at $V_{\text{DS}} = 0.5$ V and $I_{\text{DS}} = 17.5$ mA.

dependence parametrized by $K_{\rm f}$ in (2) also becomes progressively stronger with wider InAs insets: Table II shows that the 2 and 5-nm insets have the same gate and source resistances $R_{\rm G}$ and $R_{\rm S}$ and that the $NF_{\rm MIN}$ frequency dependence is stronger in the 5-nm inset despite a significantly higher transconductance $g_{\rm m}$, implying an increased $K_{\rm f}$ with wider InAs insets. In the literature, $K_{\rm f}$ is associated with the quality of transport in the channel-while the low-field mobility increases with InAs inset thickness (Table I), impact ionization levels also become stronger due to the decreasing effective channel energy gap. This can be seen from their stronger kink effect in the $I_{DS} - V_{DS}$ characteristics [Fig. 3(a)]. The increased bell-shaped gate leakage current characteristic [15] associated with impact ionization generated holes shown in Fig. 3(c) for $-0.2 < V_{\rm GS} < 0.4$ V also becomes more dominant for wider InAs insets. Higher impact ionization levels in wider InAs insets also manifest themselves in microwave scattering parameter measurements as increasingly strong inductive features in the output reflection coefficient S_{22} [15]. The measured S-parameters were fit to the ionization model of Reuter et al. [15] to quantify the extent of impact ionization as a function of bias for all the considered structures. The so-called impact ionization transconductance parameter g_{im} quantifying the ionization increase in drain current is shown in Fig. 10 for $V_{\rm DS} = 0.5$ and 0.75 V. It is striking that no impact ionization effects are visible in the 2-nm InAs inset below 25 mA at $V_{\text{DS}} = 0.75$ V (or for $V_{\text{DS}} = 1$ V at 5 mA).



Fig. 6. (a) DC output, (b) transconductance, and (c) diode characteristics of the fabricated 50-nm gate (2 \times 25) μ m devices measured at 15 K.

Fig. 10 shows that impact ionization levels increase with V_{DS} and InAs inset thickness.

Impact ionization induces channel noise because in carrier number and velocity fluctuations in the channel, we ascribe the high-frequency NF_{MIN} degradation experienced with thicker InAs insets to their higher levels of impact ionization. The conclusion is supported by the Monte Carlo studies of Vasallo *et al.* [17] showing that impact ionization increases noise well into mm-wave frequencies.



Fig. 7. (a) Short-circuit current gain cutoff frequency $f_{\rm T}$ versus $I_{\rm DS}$ at $V_{\rm DS} = 0.5$ V for 50-nm gate (2 × 25) μ m devices measured at 15 K. (b) Maximum oscillation frequency $f_{\rm MAX}$ versus $I_{\rm DS}$ at $V_{\rm DS} = 0.5$ V for same devices. (c) Representative deembedded extrapolation of $|h_{21}|^2$ and Mason's maximum unilateral gain *U* for a 5-nm InAs inset device with equal geometry biased at $V_{\rm DS} = 0.5$ V and $I_{\rm DS} = 17.5$ mA.

Fig. 11 compares NF_{MIN} at $V_{\text{DS}} = 0.5$ and 1 V, and the same ordering in terms of InAs inset thickness is preserved, indicating that the inset properties carry on to higher voltages, albeit with notably increased noise levels. Higher V_{DS} results in higher gate leakage current for the 2-nm inset $I_{\text{G}} = 13.7$ (0.5 V) and 61.8 μ A (1 V), and for the 5-nm inset, $I_{\text{G}} = 167.8$ (0.5 V) and 237.1 μ A (1 V), respectively. The implications are addressed in Section V.



Fig. 8. Extracted intrinsic small-signal transconductance g_m and maximum DC transconductance g_M versus the InAs inset thickness at room temperature, 77 and 15 K.



Fig. 9. Measured (symbols) and simulated minimum noise figure $NF_{\rm MIN}$ and associated gain of 50 nm gate (2 × 25) μ m HEMTs with 2 and 5-nm InAs insets biased at $V_{\rm DS}$ = 0.5 V and $I_{\rm DS}$ = 5 mA at 300 K. The 3- and 4-nm results lie between the 2 and 5-nm data (not shown for clarity). Effectively, thicker InAs insets increase the $NF_{\rm MIN}$ slope factor $K_{\rm f}$ from (2).



Fig. 10. Extracted impact ionization transconductance $g_{\rm im}$ as per the model of Reuter *et al.* [15] for various InAs inset thicknesses. This parameter quantifies the drain current increase caused by impact ionization in the channel. Solid line: $V_{\rm DS} = 0.5$ V. Dashed lines: $V_{\rm DS} = 0.75$ V. The 2-nm inset channel is free of impact ionization at $V_{\rm DS} = 0.5$ V.

IV. DISCUSSION

The increased gate diode leakage current with thicker InAs insets can partly be justified by examining carrier confinement



Fig. 11. Comparison of the minimum noise figure at $V_{\rm DS} = 0.5$ and 1 V for a drain current $I_{\rm DS} = 5$ mA. Symbols: measured data; lines: fit to the measured data. The $V_{\rm DS} = 0.5$ V data is repeated from Fig. 9 for comparison. For the 2-nm inset: $I_{\rm G} = 13.7$ (0.5 V) and 61.8 μ A (1 V); and for the 5-nm inset: $I_{\rm G} = 167.8$ (0.5 V) and 237.1 μ A (1V), respectively. The 3 and 4-nm results lie between the 2- and 5-nm data (not shown for clarity).



Fig. 12. Numerical simulations of the equilibrium band diagram and electron density in HEMT structure with 2- and 5-nm InAs insets in the GalnAs channel under the InP etch stop. Simulations performed in the Sentaurus TCAD environment.

in the channel. To illustrate this, Fig. 12 shows numerically simulated band diagrams of HEMTs structures with InAs inset thickness of 2 and 5 nm. The simulation shows a higher wave function amplitude in the top AlInAs barrier with a 5-nm InAs inset which likely accounts for a rise in the tunneling current between the gate and channel. Increased channel impact ionization at higher drain biases with thicker InAs insets also contributes additional gate current in transistor operation because the ionization-generated holes tend to flow to the negatively biased gate contact [15].

Apart from device operation-related mechanisms, such as tunneling and impact ionization, gate leakage may also increase in wider InAs insets because of epitaxial layer defects arising due to lattice-mismatched epitaxy. Such electronic defect states could offer leakage paths via intermediate states through the barrier material. Indirect evidence for such defects is visible by scanning electron microscopy (SEM) following device isolation by wet etching when pits were revealed on the etched mesa floor surface (Fig. 13). Such pits were observed on the mesa floor of all samples to various degrees.



Fig. 13. SEM images of HEMT mesa floor surface with (a) 2 nm, (b) 3 nm, (c) 4 nm, and (d) 5 nm after device isolation with the calculated percentage of defects per unit area on the top right corner.



Fig. 14. Normalized distribution of mesa floor defects as a function of defect diameter for the four epitaxial layer structures considered in this article.

On the other hand, the gate recess InP etch stop surface remained pristine on all samples, indicating that the origin of the pits is not related to morphological growth defects propagating through the layers. As shown in Table I, thicker InAs insets consistently improve channel mobilities, but it appears they also lead to some enhanced localized etching patterns that transferred to the mesa floor surface during etching.

As Fig. 13 depicts, the diameter and surface areas occupied by the defects scale with the InAs inset thickness in the channel. The maximum diameter found for a defect with a 2-nm InAs inset substrate is 180 nm, whereas defects can reach a diameter of 330 nm with the 4 and 5-nm InAs insets. Likewise, the fractional area covered by defects from 4.1% for the 2-nm InAs inset to 17.8% for 5-nm InAs inset. Besides the rise in concentration and size, large defect clusters forming rod-shaped structures with lengths greater than 2 μ m are also observed for the thickest InAs inset.

To correlate the defect density and extent with the InAs inset thickness, the number of defects was a fit to Gaussian distribution, as shown in Fig. 14. For the considered images,

the density of defects is increased for a thicker InAs inset, as well as raising the average diameter from 97 to 149 nm.

V. CONCLUSION

We characterized the effects of different InAs inset thicknesses in GaInAs channel InP HEMTs with respect to DC, RF, and noise performances. Our work shows that increasing the InAs inset thickness is beneficial for DC and RF performances while it degrades the noise performance due to the combination of impact ionization and higher gate leakage current. An increase in the carrier density is experienced for thicker InAs insets, reaching remarkably high mobilities at both room and cryogenic temperatures as evidenced by Hall measurements. This leads to higher DC drain currents I_{DS} and peak transconductances DC and RF transconductances g_M and g_m , as well as improved cutoff frequencies f_T and f_{MAX} .

The higher gate leakage currents with thicker InAs insets potentially arise from several mechanisms, including impact ionization in transistor operation, and wave function barrier penetration and even defects generated during the severely mismatched epitaxial growth of thicker InAs insets, which may affect gate diode leakage.

Because the noise performance of HEMTs is limited by gate leakage at low frequencies, and by channel noise at high frequencies [18], the impact ionization degrades the noise both at low and high frequencies; at low frequencies because of the increased gate leakage due to impact ionization generated holes [15], and at high frequencies because of the effect of number and velocity fluctuations on the spectral density of drain-current fluctuations calculated by Vasallo *et al.* [17].

In their analysis of the influence of gate leakage on the noise performance of HEMTs, Danneville *et al.* [19] showed that gate leakage increases NF_{MIN} below a cutoff frequency f_{sh} (which can be significant since proportional to both f_{T} and increases with gate current as $I_{\text{G}}^{1/2}$ —reaching ~0.3 f_{T}), thereby reducing the frequency dependence of NF_{MIN} compared to a low gate leakage case [19]. Despite this, Fig. 11 clearly shows that at $V_{\text{DS}} = 0.5$ and 1 V, the higher leakage 5-nm InAs inset HEMT shows a stronger NF_{MIN} frequency dependence than the lower leakage 2-nm inset HEMT, indicating stronger noise contributions at higher frequencies with the wider inset. We believe the present results provide the first experimental evidence of high-frequency impact ionization noise described by Vasallo *et al.* [17].

Although InAs channel insets effectively improve the channel mobility and high-frequency performance of InP pHEMTs, thicker InAs insets may not be suitable for low noise applications because they result in an increase in the K_f slope factor in the Fukui equation (2). A key finding of this article is that InP pHEMT development has now reached a level of maturity beyond which increases in cutoff frequencies f_T/f_{MAX} no longer guarantee improvements in noise performance. Achieving gain at higher frequencies in HEMTs requires shorter gate lengths, high mobility narrower gap channels, and thinner barriers—these factors contribute to higher impact ionization levels and gate leakage currents, thereby increasing NF_{MIN} at both low and high frequencies.

ACKNOWLEDGMENT

The authors would like to thank the personnel of FIRST Lab at ETH Zürich, Switzerland, for their support.

REFERENCES

- J. Ajayan *et al.*, "InP high electron mobility transistors for submillimetre wave and terahertz frequency applications: A review," *Int. J. Electron. Commun.*, vol. 94, pp. 199–214, Sep. 2018. doi: 10.1016/.j.aeue.2018.07.015.
- [2] M. W. Pospieszalski, "Extremely low-noise amplification with cryogenic FETs and HFETs: 1970-2004," *IEEE Microw. Mag.*, vol. 6, no. 3, pp. 62–75, Sep. 2005. doi: 10.1109/MMW.2005.15.11915.
- [3] \dot{H} -B. Jo *et al.*, " $L_g = 87$ nm InAlAs/InGaAs high-electron mobility transistors with a $g_{m_{max}}$ of 3 S/mm and f_T of 559 GHz," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1640–1643, Nov. 2018. doi: 10.1109/led.2018.2871221.
- [4] T. Takahashi *et al.*, "Enhancement of f_{max} to 910 GHz by adopting asymmetric gate recess and double-side-doped structure in 75-nm-gate InAlAs/InGaAs HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 1, pp. 89–94, Jan. 2017. doi: 10.1109/.TED.2016.2624899.
- [5] P. Ding et al., "Si₃N₄/Al₂O₃ stack layer passivation for InAlAs/InGaAs InP-based HEMTs with good DC and RF performances," J. Electron Device Soc., vol. 6, pp. 49–54, Nov. 2017. doi: 10.1109/JEDS.2017.2765349.
- [6] T. Akazaki, K. Arai, T. Enoki, and Y. Ishii, "Improved InAlAs/InGaAs HEMT characteristics by inserting an InAs layer into the InGaAs channel," *IEEE Electron Device Lett.*, vol. 13, no. 6, pp. 325–327, Jun. 1992. doi: 10.1109/55.145073.
- [7] E.-Y. Chang, C.-I. Kuo, H.-T. Hsu, C.-Y. Chiang, and Y. Miyamoto, "InAs thin-channel high-electron-mobility transistors with very high current-gain cutoff frequency for emerging submillimeter-wave applications," *Appl. Phys. Exp.*, vol. 6, no. 3, p. 034001, Mar. 2013. doi: 10.7567/APEX.6.034001.
- [8] D.-H. Kim and J. A. del Alamo, "30-nm InAs PHEMTs with $f_{\rm T} = 644$ GHz and $f_{\rm max} = 681$ GHz," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 806–808, Aug. 2010. doi: 10.1109/LED.2010.20. 51133.
- [9] H. Matsuzaki, T. Maruyama, T. Koasugi, H. Takahashi, M. Tokumitsu, and T. Enoki, "Lateral scale down of InGaAs/InAs composite-channel HEMTs with tungsten-based tiered ohmic structure for 2-S/mm gm and 500-GHz f_T," *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 378–384, Mar. 2007. doi: 10.1109/TED.2006.890262.
 [10] T. Saranovac, A. Hambitzer, D. C. Ruiz, O. Ostinelli, and
- [10] T. Saranovac, A. Hambitzer, D. C. Ruiz, O. Ostinelli, and C. R. Bolognesi, "Pt gate sink-in process details impact on InP HEMT DC and RF performance," *IEEE Trans. Semicond. Manuf.*, vol. 30, no. 4, pp. 462–467, Nov. 2017. doi: 10.1109/TSM.2017.2749479.
- [11] H. Fukui, "Optimal noise figure of microwave GaAs MESFET's," *IEEE Trans. Electron Devices*, vol. ED-26, no. 7, pp. 1032–1037, Jul. 1979. doi: 10.1109/T-ED.1979.19541.
- [12] B. Hughes, "A temperature noise model for extrinsic FETs," *IEEE Trans. Microw. Theory Techn.*, vol. 40, no. 9, pp. 1821–1832, Sep. 1992. doi: 10.1109/22.156610.
- [13] C. R. Bolognesi, R. Flückiger, M. Alexandrova, W. Quan, R. Lövblom, and O. Ostinelli, "InP/GaAsSb DHBTs for THz applications and improved extraction of their cutoff frequencies," *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2016, pp. 723–726. doi: 10.1109/IEDM.2016.7838506.
- [14] A. R. Alt, D. Marti, and C. R. Bolognesi, "Transistor modeling: Robust small-signal equivalent circuit extraction in various HEMT technologies," *IEEE Microw. Mag.*, vol. 14, no. 4, pp. 83–101, Jun. 2013. doi: 10.1109/MMM.2013.2248593.
- [15] R. Reuter *et al.*, "Investigation and modeling of impact lonization with regard to the RF and noise behavior of HFET," *IEEE Trans. Microw. Theory Techn.*, vol. 45, no. 6, pp. 977–983, Jun. 1997. doi: 10.1109/22.588612.
- [16] N. Otegi, J. Collantes, and M. Sayed, "Noise figure characterization," in *Modern RF and Microwave Measurement Techniques*, V. Teppati, A. Ferrero, and M. Sayed, Eds. New York: Cambridge Univ. Press, 2013, ch. 10, pp. 240–278. doi: 10.1017/CBO9781139567626.
- [17] B. G. Vasallo, J. Mateos, D. Pardo, and T. Gonzalez, "Kink-effect related noise in short-channel InAlAs/InGaAs high electron mobility transistors," *J. Appl. Phys.*, vol. 95, no. 12, pp. 8271–8274, Jun. 2004. doi: 10.1063/1.1745119.
- [18] B. U. H. Klepser, C. Bergamaschi, M. Schefer, C. G. Diskus, W. Patrick, and W. Bachtold, "Analytical bias dependent noise model for InP HEMT's," *IEEE Trans. Electron Devices*, vol. 42, no. 11, pp. 1882–1889, Nov. 1995. doi: 10.1109/16.469392.
- [19] F. Danneville, G. Dambrine, H. Happy, P. Tadyszak, and A. Cappy, "Influence of the gate leakage current on the noise performance of MESFETs and MODFETs," *Solid-State Electron.*, vol. 38, no. 5, pp. 1081–1087, May 1995. doi: 10.1016/0038-1101(95)98678-V.