

"Leaky Dielectric" Model for the Suppression of Dynamic R_{ON} in Carbon-Doped AlGaN/GaN HEMTs

Michael J. Uren, Member, IEEE, Serge Karboyan, Indranil Chatterjee, Member, IEEE, Alexander Pooth, Peter Moens, Abhishek Banerjee, and Martin Kuball, Senior Member, IEEE

Abstract—GaN-on-Si power switching transistors that use carbon-doped epitaxy are highly vulnerable to dynamic RON dispersion, leading to reduced switching efficiency. In this paper, we identify the causes of this dispersion using substrate bias ramps to isolate the leakage paths and trapping locations in the epitaxy and simulation to identify their impact on the device characteristics. It is shown that leakage can occur both vertically and laterally, and we suggest that this is associated not only with bulk transport, but also with extended defects as well as hole gases at heterojunctions. For exactly the same epitaxial design, it is shown using a "leaky dielectric" model that depending on the leakage paths, dynamic R_{ON} dispersion **can vary between insignificant and infinite. An optimum leakage configuration is identified to minimize dispersion requiring a resistivity which increases with depth in the buffer stack. It is demonstrated that leakage through the undoped GaN channel is required over the entire gate to drain gap, and not just under the contacts, in order to fully suppress dispersion.**

Index Terms--Current collapse, dynamic R_{ON}, power **electronics.**

I. INTRODUCTION

GAN-BASED power transistors are rapidly being com-
mercialized for power switching applications. The excitement arises from GaN's basic materials properties of high breakdown field, good mobility, high carrier density, and good thermal conductivity. These give unmatched low ON-resistance with high OFF-state voltage, all delivered on "6" or "8" GaN-on-Si, which can be processed in existing Si fabrication lines [1]. However, despite the obvious promise, take-up of the technology has taken considerable time due

Manuscript received March 17, 2017; revised May 9, 2017; accepted May 15, 2017. Date of current version June 19, 2017. This work was supported in part by the UK EPSRC PowerGaN under Project EP/K0114471/1 and in part by the ENIAC under Project E2COGaN. The review of this paper was arranged by Editor K. J. Chen. (Corresponding author: Michael J. Uren.)

M. J. Uren, S. Karboyan, A. Pooth, and M. Kuball are with the Center for Device Thermography and Reliability (CDTR), H. H. Wills Physics Laboratory, University of Bristol, Bristol BS8 1TL, U.K. (e-mail: Michael.Uren@bristol.ac.uk).

I. Chatterjee was with the CDTR, University of Bristol, Bristol BS8 1TL, U.K. He is now with Airbus Defence and Space, 88039 Friedrichshafen, Germany.

P. Moens and A Banerjee are with ON Semiconductor, 9700 Oudenaarde, Belgium.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2017.2706090

to technological challenges such as the naturally depletionmode nature of the technology and difficulties in achieving insulating gate operation. Here, we will concentrate on the issue of trapping in the epitaxial layers under the 2 dimensional electron gas (2-DEG). GaN-on-Si epitaxy has many variants but the widely employed generic structure discussed here is shown in Fig. $1(a)$. It uses an AlGaN top barrier to create the polarization induced 2-DEG, an undoped or unintentionally doped (UID) GaN channel region with the 2-DEG at its upper heterojunction, a carbon-doped GaN region (GaN:C) with a heterojunction at its bottom interface, a strain relief/voltage blocking layer (SRL) which may be composed of a superlattice or stepped or graded AlGaN layers, and finally an AlN nucleation layer on the Si substrate. There has been very little discussion and understanding of the function of each of these layers from an electrical standpoint; this paper will concentrate on the role of the critical upper layers at low to moderate fields.

A key issue with GaN HEMTs is current collapse, known in the case of power devices as dynamic R_{ON} [2]. This arises due to charge trapped during OFF-state operation impacting ON-state resistance. Trapping at the surface is now controllable by dielectric encapsulation together with a well-designed field plate [3]; however, trapping in the bulk of the epitaxy is a particular problem for carbon-doped GaN devices. One particular issue is the extreme variation in behavior seen between different implementations using apparently the same basic layer structure [2], suggesting that this architecture has an inherent sensitivity to trapping [4]. Here, we will describe a "leaky dielectric" model for the trapping and charge transport which gives a consistent explanation for this sensitivity and the enormous range of possible behaviors [5]. The model is based on the role of deep acceptors and donors as charge reservoirs, with a key difference between epitaxies being the leakage paths to those traps rather than the traps themselves. Hole transport within the GaN:C layer, and leakage to that layer, is identified as being the causative process. Solutions to current collapse have been proposed in the past based on the model of localized hole injection to neutralize trapped electrons using either a p-GaN gate region located next to the drain [6] or a photonic-ohmic drain [7]. We show that hole injection from the drain alone is insufficient, and a leakage path providing a source of holes is required over the entire gate to drain gap to fully suppress dynamic R_{ON} [8]. We show that the optimum

Fig. 1. (a) Generic epitaxial layer structure. (b) Free hole density as a function of compensating donor density at the indicated carbon acceptor densities. The inset shows the trap energy levels. The donor level is not critical provided it is above the acceptor level.

device configuration for low dispersion is a resistivity which increases from top to bottom in the epitaxial layers. This paper primarily discusses the model, with additional experimental details available in previous papers.

II. MODELS

This section reviews the impact of trap energy level and compensation on free carrier density, and the impact of epitaxial resistivity on charge storage.

A key part of the structure is the highly resistive GaN:C layer, however, its electrical behavior has been little studied. Carbon can be incorporated during GaN growth substitutionally on either the N or Ga site, with the most recent calculations^[9], [10] and spectroscopy^[11] assigning C_N as a deep acceptor (i.e., neutral or negatively charged) 0.9 eV above the valence band and *C*Ga as a donor (i.e., either neutral or positively charged) in the conduction band. Earlier papers [12]–[14] suggested that auto-compensation would occur with exactly equal numbers of substitutional C_N and C_{Ga} . However, which site is favored is now believed to depend on kinetic factors as well as the Fermi energy at the growth temperature, with metal-organic chemical vapor deposition (MOCVD)-grown material favoring the N site [10].

Based on this level assignment, the dominant C_N acceptor trap level in heavily doped GaN:C is expected to be in the lower half of the bandgap, meaning that majority carriers will be holes and the material will be p-type. If there were no donors, a typical carbon concentration of 2×10^{18} cm⁻³ would result in a hole density of $\sim 10^{11}$ cm⁻³ and a resistivity ~ 10⁶ Ω cm, whereas in one device the inferred GaN:C resistivity was $5 \times 10^{13} \Omega$ cm [5]. This discrepancy can be explained since in addition to C_N , there will always be donors whose density is generally unknown. Those with energy levels above the C_N level (such as C_{Ga} , oxygen, or silicon impurities) will impact the C_N occupancy and increase resistivity. Fig. 1(b) shows how the calculated free hole density varies with donor density for C_N densities of 10^{17} , 10^{18} , 10^{19} cm−3; it demonstrates the standard semiconductor statistics result that hole density is proportional to the ratio of the compensating donor density to the C_N density [15], [16]. For a typical carbon doping density in the $10^{18}-10^{19}$ cm⁻³ range, a compensation ratio between 0.1 and 0.6 is required to produce a free hole density in the C-doped GaN layer in

Fig. 2. Band diagrams for the GaN:C layer illustrating the effect on trap occupancy of the applied electric field with negative substrate bias. (a) Ohmic contacts to top and bottom of the layer. (b) Depletion region at the top. (c) Depletion region and blocking heterojunction at the bottom of the layer.

the range 2×10^5 – 10^4 cm⁻³, corresponding to a resistivity of 10^{12} - 10^{14} Ω cm for a mobility of 10–100 cm²/V·s. Hence, high compensation is required for consistency with experiment [5].

When an external vertical electric field is applied to the GaN:C layer, there are two limiting cases. First, under transient conditions or where nonblocking contacts are made to the material, the layer will behave resistively with the Fermilevel pinned near the bulk level [Fig. 2(a)]. Second if the GaN has a blocking contact such as a heterojunction or a reverse biased junction, then a depletion region can form under static conditions. For the standard field polarity of a positive bias on the transistor drain terminal, the width of this depletion region will be determined by the C_N density at the top $[Fig. 2(b)]$ or the compensating donor density at the bottom of the GaN:C layer $[Fig. 2(c)]$. With a blocking heterojunction, a 2-D hole gas (2-DHG) can form at the bottom of the layer for a sufficiently high field $[Fig. 2(c)]$ [17], [18]. Under static bias where there is no significant substrate leakage, it is these regions that will store the majority of the charge, which leads to current collapse.

Linearizing the transport, the resistance and capacitance per unit area of this layer will be $R = \rho d$ and $C = \varepsilon/d$ where ρ is the resistivity, ε is the dielectric constant, and *d* is the thickness. The time constant for self-discharge of the charge on the surfaces will be $\tau = RC = \varepsilon \rho$. The interesting point here is that the self-discharge time is thickness independent and only dependent on the resistivity. For the GaN:C layer this means that trap responses in substrate bias transient experiments or deep level transient spectroscopy (DLTS) would have a minimum time constant in the range $1-100$ s for the compensation ratios discussed earlier. Typically, carbon-doped transistors show transient time constants in the 1–1000 s range [19] consistent with the resistivity discussed earlier.

The epitaxy can be treated as a leaky dielectric stack, where charges will accumulate at interfaces between layers of different resistivity as a result of the Maxwell–Wagner effect [20]. If we apply the standard field polarity across this layer, it will result in a static positive charge $Q = CIR = \varepsilon \rho I$ at the top and an equal negative charge at the bottom, where *I* is the vertical current density. Applying a voltage across two stacked layers gives a charge at the interface between those layers of

$$
Q_2 - Q_1 = (\varepsilon_2 \rho_2 - \varepsilon_1 \rho_1) I
$$

(a) Substrate bias ramp measurement configuration. (b) 1-D lumped element representation. (c) Schematic ramp curves. Green line shows leakage through the UID-GaN and red line through the SRL.

where the indices 1 and 2 refer to layers above and below the interface respectively. Since dielectric constant changes are small in this system, charging at an internal interface will only be suppressed if the *resistivity* is constant throughout, and negative charge will accumulate if the resistivity is higher above than below any interface. Generalizing this to a multilayer stack such as the epitaxy used for GaN power transistors, we can make a general statement that suppression of bulk negative charge storage is achieved by ensuring that the resistivity increases from top to bottom in the structure.

III. SUBSTRATE BIAS

A. Vertical Transport

In order to assess epitaxial transport and trapping, various approaches have been used including DLTS [21] and thermally stimulated current [22]. Here, we will concentrate on slow substrate bias ramps [5], [23], which have a response time appropriate for GaN:C, and which deliver a relatively simple "fingerprint" approach to establishing the leakage paths which are dominant.

Fig. $3(a)$ shows how a substrate bias ramp experiment is undertaken. The conductivity of the 2-DEG is measured using a small bias of < 1 V between two ohmic contacts while the Si substrate is used as a back gate and ramped at a constant rate in a bidirectional sweep. The resulting 2-DEG conductivity curve is sensing the electric field just below the channel as a function of substrate bias. Interpreting the behavior requires an equivalent circuit representation of the entire stack. The simplest assumption is that there is no lateral current flow in the stack and the 1-D model of Fig. $3(b)$ applies.

Fig. $3(c)$ schematically shows the three basic behaviors, which are observed for epitaxy from different sources [24] for negative Si substrate bias. The simplest case is that the entire structure behaves as an insulator and so the only active components are the capacitors. This results in a roughly constant back-gate transconductance and no hysteresis (assuming constant mobility). The extrapolated back-gate threshold voltage will be $V_{TB} = -qn_{2DEG}/C_{TOT}$ where C_{TOT} is the series combination of C_1 , C_2 , and C_3 . In practice, most epitaxies display a region at low back-bias where capacitive coupling dominates before significant conduction occurs in any layer. Capacitive coupling will be observed provided the

Fig. 4. (a) Substrate ramp for two different ramp rates. Data are from [25] and [26]. The thin line with pinch-off at *−*730 V indicates the expected result for insulating epitaxy. (b) Band diagrams showing inferred charge storage locations and current flows.

leakage in all layers is less than the displacement current i.e., $I_{\text{DISS}} = C_{\text{TOT}} dV_{\text{SUB}} / dt$. If any layer starts to conduct then charge storage at nodes within the structure will occur, either as free carriers at blocking interfaces or in depletion layers resulting in a deviation from the capacitive behavior, as shown in Fig. $3(a)$ and (c).

Fig. 4(a) shows a substrate ramp experiment for a high-quality layer structure measured at ramp rates of 1 and 28 V/s corresponding to displacement currents of \sim 2 and \sim 60 nA/cm² [25], [26]. Fig. 4(b) gives band diagrams showing where charge storage and leakage have been inferred for regions identified in Fig. $4(a)$. In region 1, up to about $|-50|$ V, capacitive coupling is observed where the structure can be considered an insulator. In region 2 above $|-50|$ V, the leakage current in the GaN:C exceeds the displacement current resulting in the small increase in transconductance observed. In this region charge redistribution only within the GaN:C layer occurs from top to bottom forming a dipole. Using the leakage onset of −50 V, the value for *I*_{DISS} and the total thickness of the structure, we can very roughly estimate the resistivity of the GaN:C layer. This gives $\sim 10^{13} \Omega$ cm consistent with the discussion in the previous section. The maximum increase in transconductance associated with this redistribution would be a factor of $(C_1C_2 +$ $C_2C_3 + C_3C_1$ /(*C*₂*C*₁ + *C*₂*C*₃), which in this case is ∼1.1, roughly consistent with the measurement [23]. In region 3, the current saturates indicating positive charge storage which requires that the resistivity of the UID GaN layer is now lower than the GaN:C. This requires a band-to-band leakage process in the UID GaN. Leakage across a reverse biased GaN p-n-diode is known to occur along extended defects by a

trap-assisted mechanism [an example of trap-assisted mechanism is shown in the inset to Fig. $4(a)$.] [27]. The result of the band-to-band process is that an electron flows into the 2-DEG releasing a free hole in the valence band. Holes flowing in the GaN:C layer will accumulate at the heterojunction at the bottom of the layer, either neutralizing acceptors and so exposing donor charge, or as free holes. This charge will reduce the UID GaN electric field resulting in the saturation observed. Region 3 extends over about 100 V in substrate bias, which corresponds to a positive charge of about 10^{12} cm⁻² if located at the top of the stack.

As the field increases further into region 4, we enter the regime where leakage starts to occur through the entire stack and exceeds *I*_{DISS} in all layers [25]. Further hole trapping does not occur and electron injection from the Si can start. Once the leakage exceeds the displacement current, the resistive elements in the network of Fig. $3(b)$ dominate. In region 5 at high bias, the saturation observed would be consistent with deep depletion in the Si associated with high vertical leakage, however, this speculation has not been tested.

On the return sweep, the stored positive charge remains at the heterojunction and so the epitaxy behaves largely as an insulator. However, once the ramp has returned to the point where the stored positive charge reverses the field under the 2-DEG (region 6), this forward biases the junction between the 2-DEG and GaN:C allowing electrons to rapidly flow into the GaN:C from the 2-DEG neutralizing the stored positive charge [5], [28]. At the end of the ramp, the net charge in the epitaxy is close to zero and if this epitaxy were used in a transistor, there should be minimal dynamic R_{ON} as discussed later.

Further analysis of the data shown in Fig. 4 can be undertaken by extracting the turning points between regimes as a function of ramp rate and temperature. These turning points give the voltage at which conventional leakage current becomes equal to *I*_{DISS}. Under favorable circumstances, using the equivalent circuit of Fig. $3(b)$ allows one to extract *I*–*V* characteristics for each layer in the stack [23]. In [23], the band-to-band leakage through the UID-GaN channel layer was fitted by a Poole–Frenkel model with an activation energy of about 0.6 eV, but more likely it corresponds to the hopping energy for the band-to-band process [29]. Transient measurements of conduction in region 2 in [23] showed an activation energy of 0.85 eV, consistent with charge redistribution in the GaN:C layer and activation of holes to the valence band from the C_N acceptor.

B. Effect of 2-D and 3-D Transport on Substrate Ramp

By examining different device geometries, the substrate ramp technique can identify situations where the assumption of vertical current flow breaks down. Here, we discuss two examples of where lateral current flow exists in the epitaxy, meaning that the simple 1-D model of the previous section can only be used with care.

Fig. 5 shows an example similar to that discussed in [5]. Here, the ohmic contact gap used to sense the 2-DEG conductivity is varied between 8 and 18 μ m. A strong dependence of

the behavior on contact gap is observed with a trend toward capacitive behavior at large gap. It is quite clear that the devices have a higher vertical conductivity through the UID GaN layer under the contacts than in the gap between those contacts, perhaps due to spiking under the contacts. Extending the interpretation of the previous section suggests that this sample had a hole current flowing laterally in the GaN:C layer from an enhanced leakage path under the contacts. Large gaps result in capacitive behavior because the time constant for charge flow from the contacts to the center of the gap exceeds the ramp time. Transient time constants for lateral charge flow in the GaN:C would be even longer than those discussed for vertical transport in Section II. In contrast to the behavior shown in Fig. 5 other wafers showed positive charge storage but no gap dependence, indicating that leakage occurred across the entire source–drain gap [5].

Another situation which can arise, but which we will not discuss in detail here, is that charge can be observed flowing laterally outside the active device area into the implanted isolated area. This has the effect of making small and large devices show different behavior with small devices displaying large device-to-device variation [18], [30]. Our explanation for this active area size dependence is that a 2-DHG is induced at the heterojunction at the bottom of the GaN:C layer by the applied electric field and heterojunction polarization charge, allowing rapid lateral flow. The inference is that the compensating donor density is too low to fully suppress the formation of such a layer as the field increases.

IV. DRAIN BIAS DEPENDENCE OF DYNAMIC R_{ON}

Let us now apply the observed transport in the epitaxy which we have deduced from substrate ramp measurements to the practical situation of dynamic R_{ON} in power switching transistors. Here, the electric field distribution is inherently 2-D, so lateral as well as vertical transport must be considered. We aim to explain the enormous variations in behavior that have been reported for carbon-doped devices [2]. Punchthrough under the gate can lead to lateral leakage of electrons, but it is controllable by buffer and gate design [31] and is not related to the bulk hole transport considered here.

SRL

⋒

Si Substrate

Under OFF-state bias, a high positive drain bias is applied with the 2-DEG pinched off under the gate and with the Si substrate acting as a ground plane. Based on the measurements described in the earlier sections, we believe that lateral and vertical hole current flow and charge accumulation can occur in the top layers in the structure. Basic electrostatics in OFF-state will result in accumulations of charge across the vertical and lateral capacitors shown in Fig. 6. For the vertical component of the field, a negative charge must appear in the Si under the drain (region Φ in Fig. 6). Matching that charge, a positive charge must occur near the top of the epitaxial layers. Exactly where that positive charge is located will depend on the relative resistivities of the GaN layers and would normally reside vertically anywhere between the drain contact itself and the top of the SRL. In Fig. 6 , we have assumed that there is a leakage path through the UID GaN layer so the positive charge layer is located at the heterojunction (②). Any positive charge located in the epitaxy will be primarily ionized donors. This is because in contrast to the situation in a substrate ramp experiment where there is no significant lateral field, any free holes at the blocking interface at the bottom of the GaN:C will tend to be swept toward the source by that lateral field. This will prevent the buildup of a high free hole density under the drain or in the gate–drain gap [6], [32].

In order to support the lateral field between the drain and gate, a positive charge must arise on the drain side of the source/gate to drain gap capacitor and a negative charge on the gate side. The positive charge will largely result from depleting the 2-DEG thus exposing the positive polarization charge at the bottom of the AlGaN layer (③), and the negative charge will be shared between the gate–source field plate and ionized acceptors in the GaN (\mathcal{A}) . It is this trapped charge \mathcal{A} that is responsible for the dynamic R_{ON} . All these charges must be present in all OFF-state biased GaN-on-Si HEMTs, however, the proportion of those charges present in traps in the GaN rather than on electrodes and in the 2-DEG will determine the susceptibility of the device to dynamic R_{ON} .

Fig. 7 shows a dynamic R_{ON} measurement on a power device (device shown in [30]), where it can be seen that negative charge storage reaches a maximum at an OFF-state drain voltage of 100 V and then drops again. Note that for this device recovery following OFF-state stress only commences after 100 s and full recovery takes thousands of seconds.

Fig. 7. Normalized ON-state current for a power device measured 1, 10, 100, and 1000 s after 1000 s in the OFF-state at the indicated drain bias.

A saturation and drop in dynamic R_{ON} at higher drain bias is frequently observed, see for instance [33].

In order to explore the impact of leakage paths and explain how a maximum in dynamic R_{ON} can arise, we will employ a device simulation. A generic depletion-mode Schottky gate, field-plated power device has been simulated with Silvaco ATLAS using the approach described in [34]. The simulation includes Fermi–Dirac and Shockley-Read-Hall (SRH) statistics but does not include impact ionization or surface traps. The epitaxial layer stack consisted of 3-nm GaN cap, 20-nm AlGaN barrier resulting in $~\sim 6 \times 10^{12}$ cm⁻² 2-DEG charge, a 0.3- μ m UID-GaN layer containing 10¹⁵ cm⁻³ shallow donors, and a 0.7- μ m GaN:C layer containing 10¹⁹ cm⁻³ acceptors 0.9 eV above the valence band compensated with 3×10^{18} cm⁻³ shallow donors, on an SRL of thickness 3μ m, which we represent with UID AlN and which forms an insulating layer with blocking heterojunction to the GaN layer. The compensating donor density used in the GaN:C layer is sufficiently high to largely suppress a 2-DHG until biased above 400 V. Obtaining a good fit to experiment was found to require this high compensation ratio. Four different situations corresponding to different magnitudes of the leakage paths are shown in Fig. 8 [8]. The different leakage paths represent limiting cases and generate dramatically varying predicted dynamic R_{ON} results but without any change in the trap density or epitaxial layer structure.

(A) Insulating epitaxy where there is no charge storage, delivering minimal dynamic R_{ON} . In addition to an insulating substrate this also corresponds to the situation for short OFF-state times where there is insufficient time for charge to have been stored. Here, the effect of a $1-\mu s$ OFF-state time (t_{OFF}) was simulated for model B.

(B) A floating p-type GaN:C layer isolated from the 2-DEG by a p-n-junction, where there is no leakage through the UID GaN channel and where the OFF-state time is long enough for the potential to reach equilibrium (implemented here as $t_{\text{OFF}} =$ infinity) [4]. This delivered infinite dynamic R_{ON} at only 40 V.

(C) Leakage under the source and drain contacts to the GaN:C layer, corresponding to the situation shown in Fig. 5. This is implemented in the simulation as a heavily doped p-type short between the source and drain and the GaN:C layer, and with $t_{\text{OFF}} = \text{infinity}$, as discussed in [5] and [35]. This resulted in a maximum in dynamic R_{ON} at 100 V, very comparable to the experimental result of Fig. 7 [34].

Fig. 8. Simulated response of a generic power transistor for four different limiting cases of leakage paths. (a) Drain bias dependence of the ON-state conductance 1 μ s after switching to the ON-state i.e., inverse of dynamic R_{ON} response. (b) Time dependence of the drain current at $V_{DS} = 1$ V, $V_{\text{GS}} = 0$ V following OFF-state stress at $V_{\text{DS}} = 400$ V. (c) Drain dependence of the S–D capacitance in OFF-state. An equilibrium OFF-state is used for cases B, C, and D and case A is actually case B but with only $1-\mu s$ OFF-state time.

(D) Leakage through the UID GaN between the 2-DEG and the GaN:C layer along the entire length of the device, and which resulted in minimal dynamic R_{ON} . To achieve this result in the simulation requires that the vertical resistivity in the UID GaN is lower than the resistivity in the GaN:C. Since band-toband leakage cannot currently be included in the simulation, this case was implemented by simply making the GaN:C n-type by adjusting the C_N trap level to be 0.9 eV below the conduction band rather than 0.9 eV above the valence band, hence providing an ohmic contact between the 2-DEG and the GaN:C and removing the p-n-junction. (Electrically n-type GaN and p-type GaN with strong band-to-band leakage would be very comparable provided a 2-DHG does not form. This situation is similar to the case of iron doping discussed in [4].)

A key concept in understanding the enormous range of predicted behavior of Fig. $8(a)$, varying from essentially no dynamic R_{ON} to complete collapse, is that the GaN:C layer acts as a resistive back-gate with a pinch-off voltage of $V_{\text{PGaN:C}} = -q d_{\text{UID}}/ \varepsilon_{\text{GaN}}$ (assuming insignificant charge storage within the UID-GaN channel layer) [34]. For the simulated device $V_{\text{PGaN:C}}$ is only -40 V, so relatively small voltages associated with stored charges compared to the 600-V operating voltage will have a dramatic impact on R_{ON} . Figs. 9 and 10 show the potential and ionized charge distributions in the channel region for the simulations of Fig. 8 immediately $(1 \mu s)$ after switching from the OFF-state at $V_{DS} = 400$ V to the ON-state. As already discussed, there are positive and negative charged regions to support the vertical and lateral OFF-state fields. For (A), there is almost no epitaxial charge storage as expected. For (B), the drain bias is dropped across the UID-GaN channel under the drain so the backgating effect pinches off the channel at $V_{DS} > 40$ V [4]. For (C), the GaN:C acts as a resistive path for hole flow between the drain and source which is decoupled from the 2-DEG [34] allowing all the positive and negative regions shown schematically in Fig. 6 to form. Since the back-gate potential is locally as high as -35 V, there is a significant increase in R_{ON} , as seen in Fig. 8(a). Interestingly, the recovery of this charge with ON-state time can show two time constants

Fig. 9. Potential distribution with $V_{DS} = 1V$, $V_{GS} = 0V$ 1 μ s after switching from $V_{DS} = 400V$, $V_{GS} = -5V$. (a) to (d) show the four simulations A-D from $fig. 8$ respectively [note different contour scale for (b)].

Fig. 10. Net ionized charge distribution for the simulations A–D of Figs. 8 and 9 with the same (a) - (d) show each of the four simulations A-D from Fig. 8. The scale of *[±]*² *[×]* ¹⁰¹⁷ cm*−*³ has been chosen to highlight the location of the positive (red line) and negative (purple line) charged regions, so the maximum values exceed this range.

[visible in curve C of Fig. $8(b)$], associated with vertical and lateral current flow within the GaN:C layer. Two time constants that are consistent with this predicted behavior have been observed experimentally [25], [26]. And for (D) the lower vertical resistivity through the UID-GaN layer results in the GaN:C staying pinned to the local 2-DEG potential. This suppresses the formation of a significant negatively charged depletion region at the top of the GaN:C region, but forms a positively charged region above the heterojunction to support the substrate field, leading to almost no R_{ON} increase.

So it would appear that using either an insulating (variant A) or n-type/vertically leaky p-type GaN layer (variant D) when combined with a relatively insulating SRL would be the optimum solution to suppress dynamic R_{ON} dispersion. Achieving a truly insulating epitaxy is hard given that even GaN:C with a resistivity of $10^{14}\Omega$ cm is insufficiently resistive to suppress charge redistribution on a timescale of minutes for typical applied electric fields. Hence the solution suggested by these simulations in terms of full suppression of dynamic R_{ON} is to control the leakage of the UID GaN layer. The requirement for full suppression is that the resistivity of the UID GaN layer is less than or equal to the GaN:C layer over the entire desired operating bias and temperature range. This requirement is naturally achieved for n-type GaN but cannot obviously be achieved using point defects to reduce the resistivity of the p-n-junction present between GaN:C and the 2-DEG. It seems more likely that this can be achieved by modulating the conductivity of the 10^9 – 10^{10} cm⁻² of threading dislocations typically present in these devices. Leakage along an extended defect through the UID GaN is highly nonlinear occurring by a mechanism such as variable range hopping. Hence it is also necessary that the required leakage current through that layer must occur at applied voltages very much less than the backgating pinch-off voltage of the GaN:C layer.

Since the GaN:C layer itself is such high resistivity, this requirement for leakage through the UID GaN layer need not lead to a significant drain leakage current, corresponding to less than 1 pA/mm at room temperature for the examples given here. However, guaranteed suppression does require good control of this leakage path through a combination of epitaxial growth and processing conditions. Too good a material quality would result in strong dynamic R_{ON} and too poor a material would result in drain leakage/breakdown. The existence of device processes with very low dynamic R_{ON} based on carbondoped GaN shows that optimization of this leakage path is feasible [8]. It has recently been shown that processing can modify the UID GaN leakage. Consistent with the model presented here, changing the deposition conditions of the passivating silicon nitride layer changed the UID GaN vertical leakage, and changed the dynamic R_{ON} between insignificance and full collapse [36].

Allowing vertical conduction to occur across the entire UID GaN layer may not necessarily be the optimum solution in all circumstances. Using a GaN:C layer with shorting contacts (variant C above) allows matching positive and negative charged regions to form, resulting in a RESURF effect which reduces the lateral electric field and could increase breakdown voltage [34]. The simulated capacitances for all the leakage options are shown in Fig. $8(c)$. The low dynamic R_{ON} dispersion options (A, D) have higher output capacitance than the case of no leakage (B) or just leakage under the contacts (C). This arises because the latter allow depletion across the entire gate–drain gap for drain bias above about 100 V. In reality, an intermediate situation between the limiting cases considered here would normally occur, with UID GaN leakage occurring not only under the contacts but also across the entire gate–drain gap.

V. CONCLUSION

We have shown that the carrier transport in carbon-doped epitaxy now commonly used for high power GaN switching transistors can be characterized and interpreted using a leaky dielectric model. Based on published substitutional carbon energy levels, the GaN:C layer is expected to be a strongly compensated p-type semiconductor of very high resistivity [10], consistent with the demonstrated importance of hole flow [6], [7]. Using the substrate ramp technique, it is found that for low dynamic Ron epitaxy there is normally vertical leakage from the 2-DEG down into the epitaxy, resulting in positive charging of the GaN:C layer under standard drain bias conditions. This requires a band-to-band leakage path, which is presumed to be largely via extended defects such as dislocations.

The leakage paths within the structure are shown to be crucial in understanding the dynamic performance of the transistor. Simulations are shown where all that is changed is the leakage path within the structure, resulting in a continuous variation between essentially no effect and infinite dynamic R_{ON} . It is shown that in the presence of a small optimized leakage path from the 2-DEG down to the GaN:C layer extending over the entire gate–drain gap, the dynamic R_{ON} can be almost completely suppressed. It is clear that control of the epitaxy for GaN power transistors requires a full understanding and control of the leakage between point defects and along extended defects, as well as knowledge of the carbon density and its compensating donors.

REFERENCES

- [1] P. Moens *et al.*, "An industrial process for 650 V rated GaN-on-Si power devices using *in-situ* SiN as a gate dielectric," in *Proc. ISPSD*, 2014, pp. 374–377, doi: 10.1109/ispsd.2014.6856054.
- [2] J. Wuerfl *et al.*, "Techniques towards GaN power transistors with improved high voltage dynamic switching properties," in *IEDM Tech. Dig.*, Sep. 2013, pp. 6.1.1–6.1.4, doi: 10.1109/iedm.2013.6724571.
- [3] H. Xing, Y. Dora, A. Chini, S. Heikman, S. Keller, and U. K. Mishra, "High breakdown voltage AlGaN-GaN HEMTs achieved by multiple field plates," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 161–163, Apr. 2004, doi: 10.1109/LED.2004.824845.
- [4] M. J. Uren, J. Möreke, and M. Kuball, "Buffer design to minimize current collapse in GaN/AlGaN HFETs," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3327–3333, Dec. 2012, doi: 10.1109/ted.2012.2216535.
- [5] M. J. Uren *et al.*, "Intentionally carbon-doped AlGaN/GaN HEMTs: Necessity for vertical leakage paths," *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. doi: 10.1109/LED.2013.2297626.
- [6] S. Kaneko *et al.*, "Current-collapse-free operations up to 850 V by GaN-GIT utilizing hole injection from drain," in *Proc. ISPSD*, 2015, pp. 41–44, doi: 10.1109/ispsd.2015.7123384.
- [7] X. Tang *et al.*, "III-Nitride transistors with photonic-ohmic drain for enhanced dynamic performances," in *IEDM Tech. Dig.*, Apr. 2015, pp. 35.3.1–35.3.4, doi: 10.1109/IEDM.2015.7409832.
- [8] P. Moens *et al.*, "Negative dynamic Ron in AlGaN/GaN power devices," in *Proc. 29th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Sapporo, Japan, May/Jun. 2017.
- [9] J. L. Lyons, A. Janotti, and C. G. Van de Walle, "Carbon impurities and the yellow luminescence in GaN," *Appl. Phys. Lett.*, vol. 97, no. 10, pp. 152108-1–152108-3, Oct. 2010, doi: 10.1063/1.3492841
- [10] J. L. Lyons, A. Janotti, and C. G. Van de Walle, "Effects of carbon on the electrical and optical properties of InN, GaN, and AlN," *Phys. Rev. B*, vol. 89, no. 3, pp. 035204-1–035204-8, Jan. 2014, doi: 10.1103/PhysRevB.89.035204.
- [11] A. Y. Polyakov and I.-H. Lee, "Deep traps in GaN-based structures as affecting the performance of GaN devices," *Mater. Sci. Eng. R, Rep.*, vol. 94, pp. 1–56, May 2015, doi: 10.1016/j.mser.2015.05.001.
- [12] A. F. Wright, "Substitutional and interstitial carbon in wurtzite GaN," *J. Appl. Phys.*, vol. 92, pp. 2575–2585, Sep. 2002, doi: 10.1063/1.1498879.
- [13] A. Armstrong, C. Poblenz, D. S. Green, U. K. Mishra, J. S. Speck, and S. A. Ringel, "Impact of substrate temperature on the incorporation of carbon-related defects and mechanism for semi-insulating behavior in GaN grown by molecular beam epitaxy," *Appl. Phys. Lett.*, vol. 88, p. 082114, Feb. 2006, doi: 10.1063/1.2179375.
- [14] G. Verzellesi *et al.*, "Influence of buffer carbon doping on pulse and AC behavior of insulated-gate field-plated power AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 35, no. 4, pp. 443–445, Apr. 2014, doi: 10.1109/led.2014.2304680.
- [15] J. Blakemore, *Semiconductor Statistics*. Oxford, U.K.: Pergamon Press, 1962.
- [16] R. A. Smith, *Semiconductors*, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 1978.
- [17] B. Jogai, "Parasitic hole channels in AlGaN/GaN heterojunction structures," *Phys. State Solid B*, vol. 233, pp. 506–518, Jul. 2002, doi: 10.1002/1521-3951(200210)233:3<506::AID-PSSB506>3.0.CO;2-R.
- [18] I. Chatterjee et al., "Lateral charge transport in the carbon-doped buffer in AlGaN/GaN-on-Si HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 977–983, Mar. 2017, doi: 10.1109/TED.2016.2645279.
- [19] M. Meneghini *et al.*, "Temperature-dependent dynamic R*O N* in GaN-based MIS-HEMTs: Role of surface traps and buffer leakage," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 782–787, Mar. 2015, doi: 10.1109/TED.2014.2386391.
- [20] J. R. Jameson, P. B. Griffin, J. D. Plummer, and Y. Nishi, "Charge trapping in high-*k* gate stacks due to the bilayer structure itself," *IEEE Trans. Electron Devices*, vol. 53, no. 8, pp. 1858–1867, Aug. 2006, doi: 10.1109/TED.2006.877700.
- [21] M. Marso, M. Wolter, P. Javorka, P. Kordos, and H. Luth, "Investigation of buffer traps in an AlGaN/GaN/Si high electron mobility transistor by backgating current deep level transient spectroscopy," *Appl. Phys. Lett.*, vol. 82, pp. 633–635, Jan. 2003, doi: 10.1063/1.1540239.
- [22] S. Yang, C. Zhou, Q. Jiang, J. Lu, B. Huang, and K. J. Chen, "Investigation of buffer traps in AlGaN/GaN-on-Si devices by thermally stimulated current spectroscopy and back-gating measurement," *Appl. Phys. Lett.*, vol. 104, no. 1, p. 013504, Jan. 2014, doi: 10.1063/1.4861116.
- [23] M. J. Uren, M. Cäsar, M. A. Gajda, and M. Kuball, "Buffer transport mechanisms in intentionally carbon doped GaN heterojunction field effect transistors," *Appl. Phys. Lett.*, vol. 104, no. 26, p. 263505, 2014, doi: 10.1063/1.4885695.
- [24] H. Yacoub *et al.*, "Effect of stress voltage on the dynamic buffer response of GaN-on-silicon transistors," *J. Appl. Phys.*, vol. 119, p. 135704, Apr. 2016, doi: 10.1063/1.4944885.
- [25] P. Moens *et al.*, "Impact of buffer leakage on intrinsic reliability of 650 V AlGaN/GaN HEMTs," in *IEDM Tech. Dig.*, Washington, DC, USA, Sep. 2015, pp. 903–906.
- [26] P. Moens *et al.*, "(Invited) intrinsic reliability assessment of 650 V rated AlGaN/GaN based power devices: An industry perspective," *ECS Trans.*, vol. 72, pp. 65–76, Sep. 2016, doi: 10.1149/07204.0065ecst.
- [27] Y. Zhang *et al.*, "Design space and origin of off-state leakage in GaN vertical power diodes," in *IEDM Tech. Dig.*, Apr. 2015, pp. 35.1.1–35.1.4, doi: 10.1109/IEDM.2015.7409830.
- [28] A. Pooth, M. J. Uren, M. Cäsar, T. Martin, and M. Kuball, "Charge movement in a GaN-based hetero-structure field effect transistor structure with carbon doped buffer under applied substrate bias," *J. Appl. Phys.*, vol. 118, p. 215701, Dec. 2015, doi: 10.1063/ 1.4936780.
- [29] V. Moroz et al., "The impact of defects on GaN device behavior: Modeling dislocations, traps, and pits," *ECS J. Solid State Sci. Technol.*, vol. 5, pp. P3142–P3148, Jan. 2016, doi: 10.1149/2.0211604jss.
- [30] S. Karboyan *et al.*, "Dynamic-ron in small and large C-doped AlGaN/GaN-on-Si HEMTs," in *Proc. CS-MANTECH*, Miami, FL, USA, 2016, pp. 211–214.
- [31] M. J. Uren *et al.*, "Punch-through in short-channel AlGaN/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 2, pp. 395–398, Feb. 2006, doi: 10.1109/TED.2005.862702.
- [32] Y. Uemoto *et al.*, "Gate injection transistor (GIT)—A normally-off AlGaN/GaN power transistor using conductivity modulation," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3393–3399, Dec. 2007, doi: 10.1109/TED.2007.908601.
- [33] N. Tetsuzo, I. Hisao, S. Takamitsu, Y. Alex, O. A. Alberto, and K. Masaru, "Robust 600 V GaN high electron mobility transistor technology on GaN-on-Si with 400 V, $5 \mu s$ loadshort-circuit withstand capability," *Jpn. J. Appl. Phys.*, vol. 55, p. 04EG01, Feb. 2016.
- [34] M. J. Uren, M. Caesar, S. Karboyan, P. Moens, P. Vanmeerbeek, and M. Kuball, "Electric field reduction in C-doped AlGaN/GaN on Si high electron mobility transistors," *IEEE Electron Device Lett.*, vol. 36, no. 8, pp. 826–828, Aug. 2015, doi: 10.1109/led.2015.2442293.
- [35] M. J. Uren *et al.*, "Need for defects in floating-buffer AlGaN/GaN HEMTs," in *Proc. CS-MANTECH*, Denver, CO, USA, 2014, pp. 317–319.
- [36] W. M. Waller *et al.*, "Link between silicon nitride stoichiometry, vertical epitaxial conductivity and current collapse in GaN/AlGaN power devices," in *Proc. CS-MANTECH*, Indian Wells, CA, USA, May 2017.

Michael J. Uren (M'06) received the M.A. and Ph.D. degrees in physics from the University of Cambridge, Cambridge, U.K.

He was with QinetiQ PLC, Malvern, U.K. and its predecessor organizations for 28 years, where he was involved in Si, SiC, and GaN devices. He is now a Research Professor of Physics at the University of Bristol, Bristol, U.K.

Serge Karboyan received the M.Sc. and Ph.D. degrees in physics from the University of Toulouse, Toulouse, France.

He was with the Laboratory for Analysis and Architecture of Systems–Centre National de la Recherche Scientifique, Toulouse, where he was involved in the reliability of GaN based devices. He is currently a Research Assistant with the University of Bristol, Bristol, U.K.

Indranil Chatterjee (M'14) received the M.S. and Ph.D. degrees in electrical engineering from Vanderbilt University, Nashville, TN, USA.

He was a Post-Doctoral Fellow with the University of Bristol, Bristol, U.K., before joining Airbus in Friedrichshafen, Germany, where he is involved in research and development, design, and the radiation analysis of critical electronic systems for earth navigation and science satellites, interplanetary probes, and manned space flights.

Alexander Pooth received the Diploma degree in physics from RWTH Aachen University, Aachen, Germany, in 2013, for developing a pchannel GaN transistor process. He is currently pursuing the Ph.D. degree with the University of Bristol, Bristol, U.K.

He was a GaN RF Technologist with IQE Europe Ltd, Saint Mellons, Cardiff, U.K. from 2014 to 2017.

Peter Moens received the M.Sc. and Ph.D. degrees in solid state physics from the University of Ghent, Ghent, Belgium.

He was a Post-Doctoral Fellow with Agfa-Gevaert, Mortsel, Belgium, before joining ON Semiconductor, Oudenaarde, Belgium, in 1996, where he was involved in the technology and device development for smart power applications. He has authored and co-authored over 150 publications and holds over 25 patents.

Abhishek Banerjee received the Ph.D. degree in electronics engineering from the University of Glasgow, Glasgow, U.K., in 2010.

In 2012, he joined ON Semiconductor, Oudenaarde, Belgium, where he focused on device development and the integration of GaN based D-Mode and E-Mode devices and assessment of their initial reliability.

Martin Kuball (SM'16) received the Ph.D. degree from the Max-Planck Institute, Stuttgart, Germany.

He is currently a Professor of Physics and the Director of the Center for Device Thermography and Reliability, University of Bristol, U.K.

Dr. Kuball holds the Royal Society Wolfson Research Merit Award.