

Microwave and Millimeter-Wave GaN HEMTs: Impact of Epitaxial Structure on Short-Channel Effects, Electron Trapping, and Reliability

Enrico Zanoni[®], *Life Fellow, IEEE*, Carlo De Santi[®], *Member, IEEE*, Zhan Gao[®], Matteo Buffolo[®], *Member, IEEE*, Mirko Fornasier[®], *Member, IEEE*, Marco Saro[®], Francesco De Pieri[®], Fabiana Rampazzo[®], Gaudenzio Meneghesso[®], *Fellow, IEEE*, Matteo Meneghini[®], *Senior Member, IEEE*, Nicolò Zagni[®], *Member, IEEE*, Alessandro Chini[®], and Giovanni Verzellesi[®], *Senior Member, IEEE*

(Invited Paper)

Abstract—Application of gallium nitride high-electronmobility transistors (GaN HEMTs) to millimeter-wave power amplifiers requires gate length scaling below 150 nm: in order to control short-channel effects, the gate-to-channel distance must be decreased, and the device epitaxial structure has to be completely redesigned. A high 2-D electron gas (2DEG) carrier density can be preserved even with a very thin top barrier layer by substituting AlGaN with AlN, InAl(Ga)N, or ScAIN. Moreover, to prevent interaction of hot electrons with compensating impurities and defects in the doped GaN buffer, the latter has to be separated from the channel by a back barrier. Other device designs consist in adopting a graded channel (which controls the electric field) or to adopt nitrogen-polar (N-polar) GaN growth (which decreases the distance between gate and channel, thus attenuating short-channel effects). The aim of this article is to review the various options for controlling short-channel effects, improve off-state characteristics, and reduce drain-source leakage current. Advantages and potential drawbacks of each proposed solution are analyzed in terms of current collapse (CC), dispersion effects, and reliability.

Index Terms—Deep levels, electron device failure physics, gallium nitride high-electron-mobility transistors

Manuscript received 7 August 2023; revised 18 September 2023; accepted 18 September 2023. Date of publication 9 October 2023; date of current version 1 March 2024. This work was supported in part by the Italian Ministry of University and Research under the PRIN Project "Empowering GaN-on-SiC and GaN-on-Si Technologies for the Next Challenging Millimeter-Wave Applications (GANAPP)", Coordinared by Enrico Zanoni; in part by the U.S. Office of Naval Research under Contract N000142312479, supervised by Paul Maki; and in part by the EC Horizon 2020 ECSEL Project under Grant 5GGaN2. The review of this article was arranged by Editor G. I. Ng. (Corresponding author: Enrico Zanoni.)

Enrico Zanoni, Carlo De Santi, Zhan Gao, Matteo Buffolo, Mirko Fornasier, Marco Saro, Francesco De Pieri, Fabiana Rampazzo, Gaudenzio Meneghesso, and Matteo Meneghini are with the Department of Information Engineering, Universita degli Studi di Padova, 35122 Padova, Italy (e-mail: zanoni@dei.unipd.it).

Nicolò Zagni and Alessandro Chini are with the Department of Engineering "Enzo Ferrari," University of Modena and Reggio Emilia, 41121 Modena, Italy.

Giovanni Verzellesi is with the Dipartimento di Scienze e Metodi dell'Ingegneria, University of Modena and Reggio Emilia, 42122 Reggio Emilia, Italy.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2023.3318564.

Digital Object Identifier 10.1109/TED.2023.3318564

(GaN HEMT), HEMT scaling, microwave transistors, millimeter wave, reliability, short-channel effects.

I. INTRODUCTION

G ALLIUM nitride high-electron-mobility transistors (GaN HEMTs) offer a unique combination of high current and power density, high breakdown voltage, high cutoff frequency ($f_{\rm T}$), maximum oscillation frequency ($f_{\rm max}$), and efficiency [1], [2], [3], [4]. They represent the ideal choice for millimeter-wave power amplifiers offering the increased bandwidth needed for advanced radar and 5G and 6G telecommunication systems.

The improvement of the characteristics of these transistors has been obtained mainly by scaling gate lengths below 150 nm, at the same time keeping short-channel effects under control. The aim of this article is to review the various options for reducing short-channel effects in GaN HEMTs for microwave and millimeter-wave applications, and to analyze the advantages and potential drawbacks of each proposed solution in terms of current collapse (CC), dispersion effects, and reliability. In the following, the state-of-the-art of deep submicron GaN HEMTs with gate lengths of 150 nm and below will be briefly reviewed, followed by an analysis of short-channel effects in GaN HEMTs. The tradeoff between short-channel effects and frequency dispersion effects will be discussed by comparing test results obtained on devices having different epitaxial structures. The reader will find a summary of 2-D electron gas (2DEG) properties and electrical characteristics of tested devices at the end of the article. Conclusions follow.

II. STATE-OF-THE-ART OF MICROWAVE AND MILLIMETER-WAVE GAN HEMT

Micovic et al. [5] at HRL presented at IEDM three generations of scaled GaN HEMTs. The first had a T-shaped gate with a length of 40 nm, with gate-to-drain distance $L_{\rm GD} = 1.1 \,\mu$ m, and achieved a cutoff frequency $f_{\rm T} = 160 \,\text{GHz}$ and a maximum oscillation frequency $f_{\rm max}$ equal to 380 GHz. The second generation of these devices had $L_{\rm G} = 20 \,\text{nm}$ and drain-source distance $L_{\rm DS} = 100 \,\text{nm}$ and reached

© 2023 The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/ $f_{\rm T}/f_{\rm max} = 450/440$ GHz. Finally, the third generation adopted a 20-nm self-aligned gate, with asymmetric $L_{\rm GS} \ll L_{\rm GD}$, providing $f_{\rm T}/f_{\rm max} = 320/580$ GHz.

Before 2020, performances of W-band amplifiers adopting T-gate scaled gallium-polar (Ga-polar) AlGaN/GaN HEMTs were limited to 1-2 W (80-95 GHz), with approximately 20% power-added efficiency (PAE) [6], [7], [8], [9]; a 6-W 95-GHz power amplifier with 18% PAE was reported in 2020 [10]; device performance reached 3.6 W/mm and 13% PAE at 86 GHz [11] and 1.5 W/mm and 24% at 94 GHz [7], [9]. More recently, the application of polarization engineering in graded-channel (GC) GaN-based HEMT enabled researchers to obtain a better control of electric field and improved power scalability [12], [13], [14]. A reduced peak electric field in GC HEMTs results in higher saturation velocity and lower CC. Moon et al. [13], [15] at HRL presented a 60-nm gate GC AlGaN/GaN HEMTs having $f_{\rm T} = 156$ GHz and $f_{\rm max} =$ 308 GHz. More recently. Moon et al. [16], the same group, demonstrated record 45% PAE and 2.1 W/mm at 94 GHz in GC 50-nm GaN HEMTs with a 12-nm AlGaN barrier, having 25% Al, yielding $f_{\rm T}$ and $f_{\rm max}$ of 170 and 347 GHz, respectively. A low 12% CC was measured at a stress of (-5 V, 15 V) on 50-nm gate devices.

Integrated circuits built at Fraunhofer IAF and based on 100-nm AlGaN/GaN HEMTs have reached operation circuit beyond 200 GHz (*G*-band) [17]. For a comparison of the state-of-the-art devices, see [18].

A possible alternative for GaN HEMT lateral and vertical scaling is represented by ultrathin (3-4 nm) AlN (or Al-rich) barrier layers: AlN/GaN HEMTs having $L_{\rm G} = 110$ nm and $L_{\rm GD} = 0.5 \ \mu m$ and adopting a C-doped buffer have achieved PAE > 70% and $P_{OUT} = 5$ W/mm in pulsed conditions, and PAE \cong 60% and P_{OUT} = 4.3 W/mm in CW at 40 GHz. Draininduced barrier lowering (DIBL) was as low as 14 mV/V for 3-nm AlN barrier [19]. Superior drain bias operation up to $V_{\rm DS} = 30$ V, with 60% PAE and $P_{\rm OUT}$ as high as 7.1 W/mm during pulsed operation [20], can be obtained by carefully designing the thickness and composition of the AlGaN back barrier, as well as the thickness of the undoped GaN channel and the C concentration in the GaN buffer. In optimized transistors, short-channel effects were remarkably reduced. These devices also demonstrated excellent on-wafer short-term reliability [21]. AlN/GaN HEMTs having an AlN back barrier have been described in [22]. A record drain current value of 3.6 A/mm was demonstrated; at 10 GHz, P_{OUT} is 3W/mm and PAE = 22.7%. DIBL was as low as 17 mV/V, among the lowest reported DIBL for GaN HEMTs, indicative of the strong carrier confinement in the AlN/GaN/AlN heterostructure. A 20% CC was also measured under (-6- and 10-V stress of 50-nm gate devices.

Due to the absence of inversion symmetry in wurtzite III– nitride materials, the polarization of nitrogen-polar (N-polar) crystals is opposite to that of the Ga-polar (0001) crystals. Consequently, in N-polar GaN HEMTs, the 2DEG is induced above rather than below the wide bandgap (AlGaN) barrier layer [23]. This, as it will be discussed later, greatly helps in reducing short-channel effects and improving source and drain resistance. As a result, millimeter-wave N-polar HEMTs have demonstrated record values of power density and efficiency (8 W/mm at 10, 34, and 94 GHz, with PAE of 28.8% at 94 GHz) [24]. Recently, N-polar GaN-on-sapphire deep recess MIS-HEMTs have reached a high 8.8-dB linear gain in the W-band at 94 GHz at a 260-mA/mm current density bias point, enabling excellent output power density of 5.83 W/mm with record 38.5% PAE at 14 V [25]. At 12-V, those devices demonstrated an even higher PAE of 40.2%, with an associated 4.85 W/mm of output power density.

Most of the devices quoted above have been built on SiC substrates, which offer excellent thermal properties and compatibility with GaN. However, the use of Si substrates within a CMOS processing environment is appealing, especially for large-scale production, such as predicted for 5G and 6G systems [26]. A GaN-on-Si power amplifier, based on $L_{\rm G} = 150 \text{ nm AlGaN/GaN HEMT with } f_{\rm max} = 160 \text{ GHz}, \text{ was}$ presented in [27]. The amplifier exhibited an output power of 12 dBm with over 5-dB gain at 75-81 GHz. Tirelli et al. [28] at ETHZ presented data related to AlGaN/GaN HEMTs on Si substrates, with gate lengths of 75 and 100 nm. The devices featured peak cutoff frequencies $f_{\rm T} = 107$ GHz and $f_{\rm max} =$ 150 GHz (with a simultaneous $f_{\rm T}$ = 90 GHz). A subsequent paper [29] described the large-signal operation of AlInN/GaN HEMTs at 94 GHz. Devices had gate length $L_{\rm G} = 50$ nm and regrown ohmic contacts; they delivered a saturated output power density of 1.35 W/mm and a peak PAE of 12% $(@P_{out} = 1 \text{ W/mm}).$

A common method for evaluating the performance of microwave devices consists in calculating Johnson's figure of merit (J-FOM), given by J-FOM = $BV_{gd} \times f_T$, where BV_{gd} is the device OFF-state breakdown and f_T is the cutoff frequency. Medjdoub et al. [30] at IEMN reported a J-FOM of 7.5 THz $\times V$ in AlN/GaN/AlGaN double-heterostructure HEMTs on Si substrate.

A J-FOM of 8.32 THz \times V was measured in $L_{\rm G} = 150$ nm T-gate AlGaN/GaN HEMTs on Si, with $f_{\rm T} = 63$ GHz and BV_{gd} = 132 V, DIBL lower than 30 mV/V, and CC less than 8% [31].

State-of-the-art results for GaN-on-Si microwave devices include 100-nm T-gate HEMTs with $f_{\rm T} = 105$ GHz, providing 3.3 W/mm at 30 GHz, with a maximum stable gain of 13 dB [32]. Li et al. [33] at Cornell University developed double-heterostructure AlN/GaN/AlGaN HEMTs on Si, reaching $f_{\rm T}/f_{\rm max} = 250/204$ GHz for $L_{\rm G} = 55$ nm and $L_{\rm SD} = 175$ nm. InAlN/GaN HEMTs on Si have been developed by Elkashlan et al. [34] at IMEC; 100-nm gate devices have reached 2.8 W/mm at 28 GHz, with a PAE of 50% at $V_{\rm DS} = 10$ V.

Integration of GaN HEMTs with Si CMOS opens the way to couple superior high-frequency power density and efficiency of GaN with circuit versatility of CMOS. Moreover, the replacement of SiC with Si substrates enables the adoption of larger substrates (up to 300 mm), compatible with CMOS processing tools, thus improving yield and reducing costs [35]. A 200-mm, fully CMOS-compatible InAlN/GaN-on-Si process, based on oxide–oxide bonding, has been described by

MIT researchers in [35]. Fabricated HEMTs have $L_{\rm G} = 120 \text{ nm}$ and $L_{\rm GS} = 250 \text{ nm}$ with $f_{\rm T}/f_{\rm max} = 51/88 \text{ GHz}$; peak output power under continuous-wave conditions is shown to be 4.5 W/mm with a PAE of 53% at a frequency of 10 GHz.

Then et al. [36], [37], [38] at Intel have demonstrated the first 300-mm heterogeneous integration of Si CMOS transistors with depletion- and enhancement-mode high-*k* GaN MISHEMTs by means of 3-D layer transfer process integration. An outstanding performance has been obtained for integrated $L_{\rm G} = 50$ nm transistors, e.g., 24-dBm output power ($V_{\rm DS} = 10$ V) and 2.7 W/mm at 28 GHz, $f_{\rm T}/f_{\rm max} = 300/400$ GHz, DIBL of 190 mV/V, and SS = 108 mV/dec. More recently, $f_{\rm max}$ of 700 GHz ($f_{\rm T} = 115$ GHz) has been achieved by $L_{\rm G} = 50$ nm devices with source field plate (SFP) ($L_{\rm GD} = 600$ nm and $L_{\rm SFP} = 100$ nm) [38].

III. SHORT-CHANNEL EFFECTS IN GAN HEMTS

In conventional Ga-polar AlGaN/GaN HEMTs, the increase of $f_{\rm T}$ and $f_{\rm max}$ has been achieved mainly by reducing the gate length and the source–drain distance; for a correct scaling, the thickness of the top barrier layer and the GaN channel has to be reduced in order to maintain aspect ratio and avoid short-channel effects [39]. On the other hand, thinning the wide bandgap barrier layer can have a detrimental effect on 2DEG concentration and, consequently, on current density.

One option consists in adopting a wider bandgap material for the top barrier layer, thus achieving a high 2DEG density even with a thin barrier thickness. To this aim, researchers have studied devices using thin AlN barriers [19], [20], [21], [40], InAl(Ga)N ternary and quaternary barriers [41], [42], [43], and ScAIN barriers [44], [45]; however, the study of the reliability of devices incorporating these new materials is still at its initial stage.

Control of short-channel effects and reduction of drain–source leakage current can be achieved by compensating GaN buffer conductivity using iron (Fe) [46], [47], [48], [49], [50] and/or carbon (C) [51], [52], [53], [54]. Iron (Fe) dopants, for instance, are generally adopted in RF transistors to obtain semi-insulating buffer layers to increase the blocking voltage [48]. In GaN, however, Fe enhances the occurrence of a defect related to a deep acceptor at 0.5–0.6 eV from the conduction band minimum (E_C) [50], [55], [56], [57], which represents a major cause for the CC in GaN HEMTs [57], [58], leading to a decreased output power and to a consequent reduction of PAE.

Compensation with carbon is a common solution to reduce buffer conductivity and increase breakdown voltage for power switching applications [47], [59], [60], [61]. It can provide sharper doping profiles and can be used in CMOS-compatible processes; C-doping also, however, increases CC and dynamic R_{ON} following OFF-state stress [61]. This degradation is usually attributed to deep acceptors (0.9 eV from the valence band), originated by defects consisting in the presence of carbon at nitrogen vacancies (C_N), within the C-doped buffer. Typical C concentration adopted for GaN buffer compensation in power GaN HEMTs is around 10¹⁹ cm⁻³; however, the effective acceptor concentration is lower as C also introduces donor states with a density of at least 40% of the C_N one. For microwave devices, the peak Fe concentration is around 10^{18} cm⁻³; Fe has a strong memory effect during growth, so there is always an exponentially decaying tail to the doping distribution [62].

Since C is unavoidably introduced during MOCVD growth, Fe-compensated microwave HEMTs contain an unknown concentration of electrically active C levels. Depending on dislocation density and C_N concentration and compensation, the trap charging and discharging can be dominated by the transport to and from the depletion layer rather than by the trap emission [28], [31], [62]. Hole bulk transport, as well as leakage along dislocations or interfaces, or 3-D hopping may be involved. This may give rise to additional time constants in drain current transients (DCTs) and may make the value of the apparent trap activation energy dependent on temperature and bias [58], [62].

Several research groups have tried to reduce the interaction between 2DEG electrons and deep levels in the C-doped GaN buffer by interposing an AlGaN barrier between the channel and the buffer [5], [54], [63], [64].

As described above, in Ga-polar devices adopting AlGaN top barriers, there is a tradeoff between 2DEG density and control of short-channel effects and dispersion effects. This tradeoff can be solved by a radical change in the epitaxy, i.e., by adopting N-polar epitaxial material for the fabrication of GaN HEMTs. In fact, N-polar GaN offers a much wider design space with respect to the Ga-polar counterpart. In N-polar devices [23], [24], [25], [65], [66], [67], [68], [69], [70], [71], [72], the AlGaN barrier layer is placed below the GaN channel layer and the 2DEG is formed between the gate contact and the (Al)GaN heterointerface. As a consequence, the distance between the 2DEG and the gate can be reduced without affecting AlGaN thickness and channel conductivity, thus achieving a better channel control and a higher transconductance. Control of electric field is easier in scaled N-polar devices and can even be improved by adopting a GaN cap layer, which, due to polarization, reduces the vertical electric field and enhances access regions conductivity; 2DEG charge density can then be maximized by properly designing the AlGaN layer, without affecting other device characteristics. Moreover, the AlGaN layer also represents a back barrier, further reducing short-channel effects and drain-source leakage. Finally, source and drain contacts are placed over the thin GaN channel layer, thus achieving low series and contact resistance; for highly scaled, selfaligned devices, regrown ohmic contacts are used. Recess gate can be implemented by inserting an AlGaN cap as etch-stop layer, in order to obtain low dispersion, high breakdown voltage, and low parasitic resistances. An MISHEMT structure, adopting SiN gate insulator, further improves gate leakage current and gain. As reported in the previous section, N-polar HEMTs provide a record value of efficiency and power density up to the W-band, at the cost of a complex epitaxial growth.

In the following, we present various options for controlling short-channel effects and analyze the advantages and potential drawbacks of each proposed solution in terms of CC, dispersion effect, and reliability.



Fig. 1. Pulsed output characteristics of a 0.5- μ m gate Fe-doped AlGaN/GaN HEMT from two different baselines: $V_{GSq} = V_{DSq} = 0$ V (solid), and $V_{GSq} = -3.8$ V and $V_{DSq} = 40$ V (dotted). The current dispersion observed is due to the response of iron-related trap located within the buffer. (© [2021] IEEE. Reprinted, with permission from [49]).

IV. TRAP-RELATED EFFECTS IN IRON-DOPED GAN HEMTS

Fe doping is added during the epitaxial growth of the GaN buffer in the RF transistor, under the undoped GaN channel, in order to increase the device blocking voltage in OFF-state. The deep levels correlated with Fe doping have been extensively studied [73]; Fe enhances the concentration of a defect introducing a deep acceptor at 0.5–0.6 eV from the conduction band of GaN. As a result, Fe represents a major cause of CC in microwave devices, and the Fe doping profile needs to be optimized in order to achieve simultaneously good pinchoff characteristics and reduced dispersion effects [74], [75].

We tested 0.5- μ m gate AlGaN/GaN devices [49] grown on SiC with a 20-nm-thick Al_{0.22}Ga_{0.78}N barrier over a 2- μ m-thick Fe-doped GaN buffer. Gate–source distance, L_{GS} , and gate–drain distance, L_{GD} , were 1 and 2.5 μ m, respectively. Fe concentration in the GaN buffer was constant at 1×10^{18} cm⁻³ starting from the SiC substrate interface until a distance of 0.6 μ m from the AlGaN/GaN interface, where the iron concentration starts to decay with a slope of one decade every 0.4 μ m; as a matter of fact, sharp Fe doping profiles are difficult to achieve.

Fig. 1 shows the typical 1-/100- μ s pulsed I-V characteristics obtained with two different quiescent baselines, i.e., $V_{\rm GSq} = V_{\rm DSq} = 0$ V (solid), and $V_{\rm GSq} = -3.8$ V and $V_{\rm DSq} = 40$ V (dotted). The corresponding DCT has been measured according to the technique described in [49], see Fig. 2, and fitted by a multistretched exponential function. The Arrhenius plot of the associated time constants at different temperatures (T) yielded a 0.52-eV activation energy and a 5×10^{-16} cm⁻² cross section, consistent with the values reported in the literature and associated with Fe traps (see [49]). Specific features of Fe-related deep levels are: 1) capture time is fast and transients are observed even for $1-\mu s$ trap-filling pulse, as in the case of Fig. 2; 2) electron trapping mostly occurs under the gate or at the gate edge toward the drain, thus affecting mostly $V_{\rm TH}$, with reduced effect on drain resistance, see Fig. 3 (top); and 3) the detrapping time constant τ and its dependence on T are very reproducible and are not remarkably affected by the electric field (e.g., via the



Fig. 2. (a) DCTs measured at different ambient temperatures (from 30 °C to 70 °C) in Fe-doped 0.5- μ m gate AlGaN/GaN HEMTs. We represent the current variation (ΔI_D) with respect to the steady-state current value at the end of the transient ($I_{Dsteady}$). (b) $dI_D/dlog_{10}(t)$ used for drawing the Arrhenius plot (figure inset). The linear fit of the logarithmic form of the Arrhenius equation yields an activation energy $E_a = 0.52 \text{ eV}$. (© [2021] IEEE, reprinted with permission from [15]).



Fig. 3. Hydrodynamic device simulations of the contour plots of the negative charge build-up within the buffer layer of a 0.15- μ m gate device with $L_{SD} = 4 \ \mu$ m at $V_{DS} = 25$ V under OFF-state conditions. The GaN buffer is doped either with Fe or C. For Fe-doped buffer (top), the negative charge corresponds to trapped electrons, while for the C-doped one (bottom), the negative charge corresponds to negatively ionized acceptors due to the emission of holes. (© [2021] IEEE, reprinted with permission from [51]).

Poole–Frenkel effect). As a consequence, the measurement of τ can be used to evaluate the device junction temperature [76].

V. DEEP LEVELS RELATED TO CARBON DOPING, TRANSIENT AND MEMORY EFFECTS, AND RELIABILITY

Due to its compatibility with CMOS fabrication processes, carbon is generally adopted for the compensation of the GaN buffer in GaN HEMTs grown on Si substrates for power switching applications. Carbon enables better control of doping profile and a higher level of doping concentration, so it is under study also for improving breakdown and reducing short-channel effects in microwave devices. Theoretical analysis [77] suggests that substitutional C in GaN originates two levels, an acceptor state due to C at nitrogen site C_N ,



Fig. 4. (a) and (c) R_{ON} variations (normalized with respect to the prestress value) during OFF-state stress and (b) and (d) consequent recovery experiments (from [46]) and simulations carried out at different temperatures (see legend). Stress/recovery conditions are (V_G , V_D , V_B) = (-8, 25, 0) V and (V_G , V_D , V_B) = (0, 0.5, 0) V, respectively. (© [2021] IEEE, reprinted with permission from [18]).

at $E_V + 0.9$ eV, and a donor state close to the conduction band, when C possibly substitutes Ga, C_{Ga}. C_N level is largely dominant, and Fermi-level pinning at $E_V + 0.9$ eV occurs, thus making the GaN buffer slightly p-type.

The introduction of C enhances CC and dynamic on-resistance degradation during OFF-state stress. This is due to negative charge build-up in the gate–drain access region. In [52] and [78], the temperature dependence of the R_{ON} transients was studied in power MIS-HEMTs during frontand back-gating experiments, both during the stress and the recovery phase. The same value of activation energy has been found both for the charge build-up (R_{ON} increase) and for the detrapping phase (R_{ON} decrease).

The 2-D device simulations based on the hydrodynamic model of Synopsis SENTAURUS suggested that the activation energy of both the "stress" and the "recovery" processes could be directly attributed to the dominant acceptor trap energy level associated with carbon in the buffer, as a result of hole emission, redistribution, and retrapping in the C-doped buffer, as shown in Fig. 4 [52].

The build-up of negative charge is due to the ionization of C_N acceptors (consequent to hole emission). Peculiar features of trapping/detrapping due to C doping are the following: 1) at moderate stress levels, negative charge is located in the C-doped GaN buffer in the gate–drain region, thus affecting mainly R_{ON} , Fig. 3 (bottom); 2) since recovery involves hole reemission, redistribution, and capture, its time constant at room temperature is extremely long $(1-10^3 \text{ s})$, thus possibly inducing significant memory effects, which hinder device operation and testing; and 3) hole emission is accelerated by electric field due to the Poole–Frenkel effect [79].

In [51], Fe- and C-doped $0.15-\mu m$ gate AlGaN/GaN HEMTs were submitted to drain voltage step-stress tests. Drain voltage stresses with a duration of 120 s were followed by 300-s unbiased recovery intervals; the drain voltage was incremented by 5-V steps. A complete dc characterization was carried out after each stress/recovery step. During these drain voltage step-stress experiments, we observed small

degradation for Fe-doped devices in both OFF- and ON-state conditions, up to breakdown voltage, whereas enhanced R_{ON} and V_{TH} degradation was shown by C-doped devices due to charge accumulation. Two effects contributed to this larger degradation: 1) negative charge can only be partially detrapped during the recovery intervals of the step-stress test because of the very long recovery time of C-doped devices and 2) moreover, during ON-state tests, channel hot electrons can be captured by C_N states, thus inducing a semipermanent increase of V_{TH} and R_{ON} . As the energy offset between E_C and C_N is approximately 2.5 eV, hot electrons captured by C_N states cannot be emitted to the conduction band within the experiment time scale.

Also, in Fe-doped devices, the negative charge stored within the buffer increases during both OFF-state and ON-state stress (as a result of drain–source electron leakage current and channel hot electron injection, respectively), but, in this case, the effect is completely reverted during the recovery phases, due to the 10-ms time constant characterizing electron emission to the conduction band from the 0.56-eV Fe states. Consequently, C-doped GaN HEMTs can be potentially subject to a hotelectron-induced failure mechanism, which does not affect Fe-doped devices.

It should be noted, however, that short-term reliability, in particular for what concerns hot-electron effects, also depends on the interplay between charge trapping and electric field distribution. In [80], we compared the on-wafer reliability of 0.15-µm GaN HEMTs for microwave applications adopting Fe and C co-doping, with the same Fe doping profile, but different levels of C doping within the GaN buffer. At increasing C content, short-channel effects were reduced, at the expense of a slightly higher CC, related to the presence of C_N acceptors. Electroluminescence measurements suggested a decrease in the electric field and hot-electron effects in highly C-doped devices, possibly due to the virtual gating induced by the negative charge of the ionized acceptors in the gate-drain region. As a consequence, degradation in ON-state was stronger in devices having a lower C concentration. The dominant failure mode consisted in a positive threshold voltage shift.

VI. EFFECT OF GAN CHANNEL THICKNESS AND BACK BARRIERS IN C-DOPED GAN HEMTS

When a C-doped GaN buffer is used, the thickness of the undoped GaN channel and the C concentration in the doped buffer becomes most relevant epi design parameters [40], [53], [81]. At increasing C-doping, short-channel effects are reduced, but dynamic R_{ON} increase and hot-electron degradation are enhanced; the same occurs at decreasing undoped GaN channel thickness.

Figs. 5 and 6 (from [40]) clearly show the tradeoff between short-channel effects and trapping: a higher separation between channel and buffer corresponds to increased DIBL, higher drain-source leakage current in OFF-state, and enhanced shortchannel effects, but CC is reduced, see Fig. 5. Higher C doping in the GaN buffer improves DIBL and OFF-state characteristics, including drain leakage but enhances trapping effects, thus confirming that the latter are due to C-related



Fig. 5. Transfer characteristics up to $V_{\text{DS}} = 20$ V and open channel pulsed $I_{\text{D}} - V_{\text{DS}}$ output characteristics of 2 × 50 μ m AIN/GaN transistors with $L_{\text{GD}} = 1.5 \ \mu$ m and $L_{\text{G}} = 100$ nm for various channel thicknesses. (© [2022] IOP, reprinted with permission from [40]).



Fig. 6. Transfer characteristics up to $V_{\text{DS}} = 20$ V and open channel pulsed $I_{\text{D}} - V_{\text{DS}}$ output characteristics of 2 × 50 μ m AIN/GaN transistors with $L_{\text{GD}} = 1.5 \ \mu$ m and $L_{\text{G}} = 100$ nm for various carbon doping concentrations in the GaN buffer. (©[2022] IOP, reprinted with permission from [40]).

defects, see Fig. 6. The related values of DIBL and leakage current are reported in Table I.

The effect of varying the thickness (0–300 nm) of the undoped GaN channel grown on a C-doped GaN buffer has also been studied in [53]. It has been found that when channel thickness becomes thinner, the 2DEG sheet resistance as well as the metal-2DEG contact resistance increase. This has been attributed to pinning of the Fermi level close to the valence band edge, due to C_N acceptors, and to reduction in channel mobility. Moreover, a possible lower quality of the GaN epitaxial layer closer to C-doped GaN cannot be excluded. Transconductance (g_m) in the linear region decreases as channel thickness is reduced; on the contrary, at $L_g = 90$ nm

and $V_{\text{DS}} = 10$ V, the g_{m} peak increases as the channel thickness is decreased. A stronger knee CC was found in the case of channel thicknesses of 35 and 50 nm compared to 100 nm.

During short-term OFF-state reliability tests, the increased dispersion of $R_{\rm ON}$, $g_{\rm m}$, and $V_{\rm TH}$ was observed for thinner channels and was attributed to the increased interaction of 2DEG with C-related defects. Finally, thin channel devices have increased thermal resistance, due to reduction in lateral heat spreading.

When trying to solve the tradeoff between reducing short-channel effects and avoiding trapping, a further degree of freedom can be gained by introducing wide bandgap back barriers, either C-doped or undoped, between the undoped

TABLE I

DIBL AND OFF-STATE LEAKAGE FOR VARIOUS CHANNEL THICKNESSES FOR SAMPLES HAVING A C CONCENTRATION OF 2×10^{19} cm⁻³ (TOP) AND FOR DIFFERENT C DOPING WITH A CONSTANT CHANNEL THICKNESS OF 100 NM. DATA TAKEN FROM FIGS. 5 AND 6, [40]. DIBL IS MEASURED BETWEEN 2 AND 20 V. DRAIN–SOURCE LEAKAGE CURRENT IS EVALUATED AT $V_{GS} = V_{TH} - 1$ V

AND	$V_{\rm DS}=20$	١

Constant doping	Channel thickness	(100 nm)	(150 nm)	(250 nm)	(500 nm)	
$C = 2 \ 10^{19} \ \text{cm}^3$	DIBL (mV/V)	31	60	80	357	
	Off state I_{DS} leakage, ~40 ~80 μ A ~400		~10000			
Constant channel thickness, 100nm	C doping, cm ⁻³	2 ' 10 ¹⁹ cm ⁻³	5 ' 10 ¹⁸ cm ⁻³	1 ' 10 ¹⁸ cm ⁻³		
	DIBL (mV/V)	40	122	150	n.d.	
	Off state I _{DS} leakage, μA/mm	~80	~600	~1000	n.a.	

GaN channel and the C-doped buffer. Several research groups have tried to reduce the interaction between 2DEG electrons and deep levels in the C-doped GaN buffer using this approach [20], [53], [54], [63], [64]. Yu et al. [54] have studied trapping in C-doped GaN buffer and back barrier by submitting ungated TLM structures to electrical stress. GaN buffer was 1 μ m thick, with 6 × 10¹⁹ cm⁻³ doping; the barrier layer on top of the undoped GaN channel was either Al_{0.28}Ga_{0.72}N or In_{0.18}Al_{0.82}N (the latter for studying the effect of increased 2DEG carrier density), with or without an undoped Al_{0.08}Ga_{0.92}N back barrier. Consistently with [53], they found that reducing the GaN channel thickness enhances electron confinement but reduces the 2DEG density and enhances dynamic $R_{\rm ON}$ increase. The latter effect has been attributed to trapping in the C-doped buffer or at the back barrier. This is confirmed by the observation that in devices without back barrier, dynamic resistance increase is proportional to 1/th_{ch}, where th_{ch} is the undoped channel thickness. Insertion of an undoped Al_{0.08}Ga_{0.92}N back barrier reduces both the interaction with the buffer and the back-gate capacitance C_{BG} , thus decreasing dispersion effects.

Yu et al. [54] suggested that the optimum back-barrier design (Al%, thickness, and C concentration in the buffer) should be based on imposing flat energy band within the AlGaN back barrier as a criterion. In this way, the negative C_N charges are screened by the net positive polarization charge at the i-AlGaN/C-doped GaN interface, while the net negative polarization at the i-GaN/i-AlGaN interface provides 2DEG confinement and alleviates short-channel effects.

Harrouche et al. [20] studied the effect of a 100-nm AlGaN back barrier inserted between an undoped 150-nm GaN channel layer and the GaN buffer, the latter moderately doped with C (5×10^{18} cm⁻³). An ultrathin (3 nm) AlN top barrier was adopted to increase the 2DEG density. The Al concentration in the back barrier was varied between 4% and 25%. At increasing Al content, short-channel effects were progressively mitigated, while trapping effects remained low due to the reduced C concentration. For Al% = 25%, 0.1- μ m gate transistors measured at $V_{\rm DS}$ = 20 V by load–pull at 40 GHz (CW) provide PAE > 65% and $P_{\rm out}$ = 3.5 W/mm. At $V_{\rm DS}$ = 25 V, PAE = 57.5% and $P_{\rm out}$ increases up to

4.8 W/mm. By reducing thermal effects in pulsed mode (1 μ s and 1% duty cycle) at $V_{\text{DS}} = 30$ V, P_{out} reaches 7.1 W/mm with PAE > 60% [20].

In [63] and [64], we studied the effect of a thin undoped AlGaN barrier between undoped GaN channel and C-doped AlGaN buffer. Devices with the additional AlGaN layer have been identified as "bilayer" back-barrier devices, as opposed to "monolayer" devices where the undoped GaN channel was grown directly on the C-doped AlGaN buffer. The "monolayer" devices showed a knee voltage walkout in the I_D-V_{DS} characteristics and a larger R_{ON} , possibly due to enhanced trapping effects. They also show a smaller ratio of electroluminescence intensity (EL) to drain current ratio, EL/ I_D , in ON-state, demonstrating a lower electric field as opposite to "bilayer" devices. This electric field decrease could be the result of negative charge trapped in the gate–drain access region.

Deep-level current transient spectroscopy (DCTS) detected two deep levels in "monolayer" devices, one with time constant close to 50 s at 30 °C, having an activation energy E_a close to 0.9 eV and attributed to C; a second one with time constant close to 100 ms and $E_a = 0.82$ eV, unidentified. In "bilayer" devices, there is no signature of the C-related level and a single trap is observed, with 100-ms time constant and $E_a = 0.58$ eV. Results of on-wafer step-stress tests show that degradation in monolayer devices is: 1) much higher in devices having larger GD distance; 2) larger in devices without field plate; 3) it consists in a decrease of transconductance without a shift of threshold voltage; and 4) it is much larger in semi-ON and ON-state than in OFF-state. On-state degradation is enhanced in "monolayer" C-doped devices compared to "bilayer" and Fe-doped reference devices, Fig. 7. Dominant deep-level activation energy is 0.9 eV (attributed to C) in monolayer devices and 0.58 eV in bilayer devices (possibly a trap at the GaN/AlGaN back interface), which do not show any presence of C in DCTS measurements. We therefore attributed degradation of monolayer devices to the interaction of hot electrons with deep levels in the C-doped buffer region, leading to negative charge build-up in the gate-drain access region. By using a "bilayer" AlGaN barrier, the interaction between C-related deep levels and channel hot electrons can be effectively reduced, thus alleviating the recoverable parametric degradation due to trapping effects.

In another experiment, 0.15- μ m InAlN/GaN and InAl-GaN/GaN HEMTs were implemented using either a Fe-doped GaN buffer or a thick high-resistivity GaN buffer incorporating an AlGaN back barrier, see Fig. 8 [82], [83]. The best performance was obtained for In_{0.18}Al_{0.82}N ternary barrier, with $I_{\rm D} = 0.8$ A/mm $g_{\rm m} = 550$ mS/mm, $I_{\rm G} < 10^{-4}$ A/mm @ $V_{\rm DG} = 17$ V, $R_{\rm ON} < 2 \Omega$ -mm, SS < 100 mV/decade, $L_{\rm GS} = 0.8 \mu$ m, and $L_{\rm GD} = 1.5 \mu$ m. CC or slump ratio (SR) was defined as

$$CC = SR = 1 - \frac{I_{DS, stress}}{I_{DS, without stress}}\%.$$

For both Fe-doped and back-barrier devices, CC is due to dynamic positive threshold voltage shift, demonstrating that trapping occurs under the gate and not in the access regions. Both InAlN and InAlGaN back-barrier devices



Fig. 7. $R_{\rm ON}$ increase during step-stress tests in devices from "bilayer," "monolayer," and Fe-doped reference wafers: OFF-state test at $V_{\rm GS,Stress} = -7$ V (top); semi-ON state test at $V_{\rm GS,Stress} = -2$ V (bottom left); ON-state test at $V_{\rm GS,Stress} = 0$ V (bottom right). (Devices have $L_{\rm GD} = 1.5 \ \mu$ m, with SFP; $R_{\rm ON}$ is calculated from the slope of the linear least square fitting of the linear region of $f_{\rm D}$ - $V_{\rm DS}$ curves, $V_{\rm DS}$ from 0 to 0.5 V). (© [2022] IEEE, reprinted with permission from [63]).



Fig. 8. Schematic cross section of a 0.14- μ m GaN HEMT having InAl(Ga)N top barrier and Fe-doped GaN buffer (top). Cross section of a GaN HEMT with the same option for the top barrier, but undoped GaN/AlGaN back barrier (bottom).

have significantly lower CC with respect to Fe-doped one, see Fig. 9; drain current and threshold voltage transient measurements confirm that dispersion effects in Fe-doped devices are due to deep levels at 0.59 eV, usually correlated with Fe, see Fig. 10 (top); on the contrary, dynamic threshold shift observed in back-barrier devices is originated by C-related defects, with $E_a = 0.7-0.8$ eV, inducing slow I_D recovery transients (up to 100 s), see Fig. 10 (bottom).



Fig. 9. CC as a function of stress $V_{\text{DS},\text{Q}}$ in a double-pulse test of InAl(Ga)N/GaN HEMTs with either Fe-doped GaN buffer or GaN/AlGaN back barrier. Devices were kept in OFF-state at $V_{\text{GS},\text{Q}} = -6$ V for 99 μ s and then measured at $V_{\text{DS}} = 2.5$ V and $V_{\text{GS}} = 0$ V for 1 μ s.



Fig. 10. Dynamic V_{TH} transient in a 0.15- μ m InAIN/GaN HEMT with undoped GaN channel over Fe-doped GaN buffer (top). V_{TH} transient in an InAIGaN/GaN HEMT with undoped AIGaN back barrier (bottom). Devices have been stressed in OFF-state for 100 s at $V_{\text{DS}} = 10$ V, $V_{\text{GS}} = -6V$. V_{TH} is measured at $V_{\text{DS}} = 3$ V.

Finally, Fe-doped and back-barrier devices have been submitted to OFF-state step-stress tests at $V_{\rm GS} = -5$ V, increasing $V_{\rm DS}$ in 5-V steps from 0 to 50 V, 120 s/step. All devices survived the step-stress test without catastrophic failure. No significant effect was found in Fe-doped devices; for $V_{\rm DS} > 20$ V, in back-barrier devices, a negative $V_{\rm TH}$ shift was observed, due to dynamic detrapping of negative charge, possibly induced by deep-level impact ionization. InAlN and InAlGaN back-barrier GaN HEMTs have been demonstrated to be suitable for reliable operation up to 45 GHz [83].



Fig. 11. Epitaxial structure (top) and device structure (bottom) of the N-polar MIS-HEMTs under test. (© [2021] IEE, reprinted with permission from [72]).

VII. DEEP-LEVEL EFFECTS IN N-POLAR MISHEMTS

A solution to the tradeoff between short-channel effect and current density is provided by the N-polar GaN HEMT structure, where the 2DEG is close to the surface and the AlGaN barrier is below the undoped 10-nm GaN channel layer, see Fig. 11. The gate–2DEG distance is reduced, thus maintaining the aspect ratio; the underlying AlGaN layer acts also as a back barrier, contributing, together with a 0.7-nm AlN interlayer and a 10-nm unintentional doped (u.i.d) AlGaN spacer, to separate the electrons from the Fe-doped GaN buffer and the nucleation layer.

We tested N-polar MISHEMTs adopting the process described in [84]. A thin (2.6 nm) AlGaN cap layer was placed on top of the u.i.d GaN channel layer to minimize leakage current and prevent possible dispersion effects. The devices have a T-cap gate shape; the examined transistors have gate foot lengths L_{gf} between 80 and 100 nm, and three different concentrations of Al as 22%, 34%, and 46% in the Al_xGa_{1-x}N cap layer.

Fig. 12 (top) shows the values of gate leakage current (I_G) measured at $V_{GS} = -7$ V and $V_{DS} = 15$ V for devices with different Al concentrations in the cap layer. By increasing the Al%, leakage current is reduced from 70 μ A/mm for Al% = 22 to 9 μ A/mm for Al% = 46. Correspondingly CC (or SR), as well as I_G , decrease with Al%, reaching 15% for samples with Al% = 46, see Fig. 12 (bottom). CC was found



Fig. 12. Gate leakage current measured at $V_{GS} = -7$ V and $V_{DS} = 15$ V for 80–100-nm gate-length N-polar GaN HEMTs with different AI concentrations in the cap layer. Median leakage was found to be 9 μ A/mm for AI% = 46%, compared to nearly 70 μ A/mm for AI% = 22% (top). Variation of CC, with AI concentration in the AIGaN cap layer. N-polar GaN MIS-HEMTs have been biased at ($V_{GS,Q}$, $V_{DS,Q}$) = (-7 V, 15 V) for 100 μ s; pulsed I_D - V_{DS} measurements at $V_{GS,MEAS}$ = 1 V; SR has been calculated at $V_{DS,MEAS}$ = 8 V (bottom). (© [2021] IEEE, reprinted with permission from [72]).

TABLE II

MAIN 2DEG AND ELECTRICAL PROPERTIES OF TESTED DEVICES (n.a. = NOT AVAILABLE). DEVICES ARE IDENTIFIED BY THE RELEVANT FIGURE NUMBER

		2DEG ns,		a	66	DIRI		
Fig.	Davias	μn	D	Вm	33	DIBL	Noto	
#	Device	cm ⁻²	mA/m	mS/m			Note	
		cm²/Vs	m	m	mv/dec	mv/v		
					224		AlGaN/GaN	
1, 2	0,5 μm Fe	n.a.	620	320	(V _{DS} =7V)	n.a.	HEMT	
4	MISHEMT	n.a.	400	200	90	n.a.		
		2×10 ¹³					t _{ch} =150 nm	
5	AIN/GaN	950	n.a.	n.a.	n.a.	60	C: 10 ¹⁹ cm ⁻³	
		2×10 ¹³					t _{ch} =100 nm	
6	AIN/GaN	950	n.a.	n.a.	n.a.	40	C: $2 \times 10^{19} \text{ cm}^{-3}$	
		1,07×10 ¹³		430	128		AlGaN/GaN	
7	monolayer	2086	910	V _{DS} =8V	(V _{DS} =10V)	46	HEMT single BB	
		1,11×10 ¹³		410	127		AlGaN/GaN	
7	bilayer	2049	880	V _{DS} =8V	(V _{DS} =10V)	41	HEMT bilayer BB	
		1,15×10 ¹³	705	417	260	4.2	InAIN/GaN Fe	
9, 8	InAlN, Fe	1707	/35	V _{DS} =4V	(V _{DS} =4V)	12	doped	
	InAlGaN,	1,4×10 ¹³	740	396	216		InAlGaN/GaN Fe	
9, 8	Fe	1743	/12	V _{DS} =4V	(V _{DS} =4V)	24	doped	
		1,2×10 ¹³		431	122	45		
9, 8	InAIN, BB	1546	663	V _{DS} =4V	(V _{DS} =4V)	15	INAIN/GaN BB	
	InAlGaN,	1,3×10 ¹³	770	528	100	20		
9, 8	BB	1542	//8	V _{DS} =4V	(V _{DS} =4V)	28	InAlGan/Gan BB	
11	220/ 41	1,3×10 ¹³	820	400	70			
11	ZZ%AI	1728 830	830	$V_{DS}=5V$	/8	33	N-polar HEIVII	
11	2.49/ AL	34%Al n.a.	a. 880 420 n.a	420				
11 34%	54%AI			II.d.	n.a. n.d.			
11	46%41	46% AL no. 1090	1090	540			N polar HEMT	
	4070AI	40%Ai n.a.		$V_{DS}=5V$	11.a.	11.a.	N-polar HEIVIT	

to be due to a positive threshold voltage shift [71], [72]; the amount of degradation is independent of the gate length in the 80–100-nm range. The activation energy of the threshold

voltage recovery transient is 0.7 eV for all Al concentrations: the same trap located under the gate is responsible for CC; trapped charge and CC are originated by the gate leakage current.

VIII. CONCLUSION

The control of short-channel effects in deep-submicron-gate GaN HEMTs for microwave and millimeter-wave applications requires radical changes in the device epitaxial structure. Compensation with Fe does not allow sharp profiles to be implemented and introduces severe CC effects. High C-doping leads not only to CC, long recovery times, and memory effects but also to potential reliability problems due to hot electrons. As shown in this article, significant improvements in short-channel and dispersion effects have been achieved using single or composite AlGaN back barriers, which help suppress both OFF-state drain leakage current as well as drain CC. Back barriers can also improve device reliability, by reducing hot-electrons trapping in the substrate. It should be stressed, however, that the tradeoff between short-channel effects and dispersion effects requires, in general, the use of back barriers in combination with C or Fe doping. Very good device performances up to 45 GHz have been obtained by coupling AlGaN back barriers with InAlN or AlN top barriers [6], [50]. Table II summarizes the 2DEG properties and main electrical characteristics of tested GaN HEMTs, which were described in this present article.

In N-polar HEMTs, CC effects can be remarkably reduced by introducing an $Al_{0.46}Ga_{0.54}N$ cap layer, consequently reducing gate leakage current, leading to excellent performances up to 94 GHz [24], [25].

ACKNOWLEDGMENT

The authors would like to thank the following authors for useful discussions or for providing samples: M. S. Aroulanda, S. Delage, J-C. Jacquet, C. Lacam, M. Oualli, and S. Piotrowicz (III-V Labs); K. Harrouche, R. Kabouche, F. Medjdoub, and E. Okada (IEMN-CNRS); N. Modolo, M. Rzin, and C. Sharma (Infineon); C. Lanzieri, L. Latessa, A. Pantellini, and M. Peroni (Leonardo); G. Drandova, J. Jimenez, and A. Pacheco (Qorvo); F. Chiocchetta (STMicroelectronics); J-T. Chen O. Kordina (SweGaN); D. Bisi (Transphorm); M. Guidry, S. Keller, H. Li, U. Mishra, B. Romanczyk, and X. Zheng, (UCSB); and H. Blanck, J. Grünenputt, B. Lambert, M. Madel, D. Sommer, and H. Stieglauer (UMS).

REFERENCES

- U. K. Mishra, P. Parikh, and Y.-F. Wu, "AlGaN/GaN HEMTs—An overview of device operation and applications," *Proc. IEEE*, vol. 90, no. 6, pp. 1022–1031, Jun. 2002, doi: 10.1109/JPROC.2002.1021567.
- [2] Y. Cao et al., "Qorvo's emerging GaN technologies for mmWave applications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 570–572, doi: 10.1109/IMS30576.2020.9223913.
- [3] K. H. Teo et al., "Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects," *J. Appl. Phys.*, vol. 130, no. 16, Oct. 2021, Art. no. 160902, doi: 10.1063/5.0061555.
- [4] M. Meneghini et al., "GaN-based power devices: Physics, reliability, and perspectives," J. Appl. Phys., vol. 130, no. 18, Nov. 2021, Art. no. 181101, doi: 10.1063/5.0061354.

- [5] M. Micovic et al., "High frequency GaN HEMTs for RF MMIC applications," in *IEDM Tech. Dig.*, Dec. 2016, pp. 3.3.1–3.3.4, doi: 10.1109/IEDM.2016.7838337.
- [6] M. Micovic et al., "W-band GaN MMIC with 842 mW output power at 88 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 2010, pp. 237–239, doi: 10.1109/MWSYM.2010.5516911.
- [7] D. F. Brown et al., "W-band power performance of AlGaN/GaN DHFETs with regrown n+ GaN ohmic contacts by MBE," in *IEDM Tech. Dig.*, Dec. 2011, pp. 19.3.1–19.3.4, doi: 10.1109/IEDM.2011.6131584.
- [8] A. Brown, K. Brown, J. Chen, K. C. Hwang, N. Kolias, and R. Scott, "W-band GaN power amplifier MMICs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2011, pp. 11–14, doi: 10.1109/MWSYM.2011.5972571.
- [9] M. Micovic et al., "92–96 GHz GaN power amplifiers," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2012, pp. 1–3, doi: 10.1109/MWSYM.2012.6259572.
- [10] W. Wang, F. Guo, T. Chen, and K. Wang, "A W-band power amplifier with distributed common-source GaN HEMT and 4-way Wilkinson–Lange combiner achieving 6 W output power and 18% PAE at 95 GHz," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 376–378.
- [11] Y. Niida et al., "3.6 W/mm high power density W-band InAl-GaN/GaN HEMT MMIC power amplifier," in *Proc. IEEE Topical Conf. Power Amplifiers Wireless Radio Appl.*, Jan. 2016, pp. 24–26, doi: 10.1109/PAWR.2016.7440153.
- [12] J. S. Moon et al., "High-speed graded-channel AlGaN/GaN HEMTs with power added efficiency >70% at 30 GHz," *Electron. Lett.*, vol. 56, no. 13, pp. 678–680, Jun. 2020, doi: 10.1049/el.2020.0281.
- [13] J.-S. Moon et al., "Power scaling of graded-channel GaN HEMTs with mini-field-plate T-gate and 156 GHz f_T," *IEEE Electron Device Lett.*, vol. 42, no. 6, pp. 796–799, Jun. 2021, doi: 10.1109/LED.2021.3075926.
- [14] N. Venkatesan, J.-S. Moon, and P. Fay, "Electric field engineering in graded-channel GaN-based HEMTs," in *Proc. IEEE BiCMOS Compd. Semiconductor Integr. Circuits Technol. Symp. (BCICTS)*, Dec. 2021, pp. 1–4, doi: 10.1109/BCICTS50416.2021.9682456.
- [15] J.-S. Moon et al., "360 GHz f_{MAX} graded-channel AlGaN/GaN HEMTs for mmW low-noise applications," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1173–1176, Aug. 2020, doi: 10.1109/LED.2020.3005337.
- [16] J.-S. Moon et al., "W-band graded-channel GaN HEMTs with record 45% power-added-efficiency at 94 GHz," *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 2, pp. 161–164, Feb. 2023, doi: 10.1109/LMWC.2022.3207978.
- [17] M. Cwiklinski et al., "First demonstration of G-band broadband GaN power amplifier MMICs operating beyond 200 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 1117–1120, doi: 10.1109/IMS30576.2020.9224041.
- [18] R. Quay et al., "Deep submicron III-N HEMTs—Technological development and reliability," in *IEDM Tech. Dig.*, Dec. 2019, pp. 17.1.1–17.1.4.
- [19] K. Harrouche, R. Kabouche, E. Okada, and F. Medjdoub, "High power AlN/GaN HEMTs with record power-added-efficiency >70% at 40 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 285–288, doi: 10.1109/IMS30576.2020.9223971.
- [20] K. Harrouche, S. Venkatachalam, L. Ben-Hammou, F. Grandpierron, E. Okada, and F. Medjdoub, "Low trapping effects and high electron confinement in short AlN/GaN-On-SiC HEMTs by means of a thin AlGaN back barrier," *Micromachines*, vol. 14, no. 2, p. 291, Jan. 2023, doi: 10.3390/mi14020291.
- [21] Z. Gao et al., "Short term reliability and robustness of ultra-thin barrier, 110 nm-gate AlN/GaN HEMTs," *Microelectron. Reliab.*, vol. 123, Aug. 2021, Art. no. 114199, doi: 10.1016/j.microrel.2021.114199.
- [22] A. Hickman et al., "First RF power operation of AlN/GaN/AlN HEMTs with >3 A/mm and 3 W/mm at 10 GHz," *IEEE J. Electron Devices Soc.*, vol. 9, pp. 121–124, Oct. 2021, doi: 10.1109/JEDS.2020.3042050.
- [23] M. H. Wong et al., "N-polar GaN epitaxy and high electron mobility transistors," *Semicond. Sci. Technol.*, vol. 28, no. 7, Jul. 2013, Art. no. 074009, doi: 10.1088/0268-1242/28/7/074009.
- [24] B. Romanczyk et al., "Demonstration of constant 8 W/mm power density at 10, 30, and 94 GHz in state-of-the-art millimeter-wave N-polar GaN MISHEMTs," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 45–50, Jan. 2018.
- [25] W. Li et al., "Record 94 GHz performance from N-polar GaN-onsapphire MIS-HEMTs: 5.8 W/mm and 38.5% PAE," in *IEDM Tech. Dig.*, Dec. 2022, pp. 11.2.1–11.2.4, doi: 10.1109/iedm45625.2022.10019475.
- [26] F. Iucolano and T. Boles, "GaN-on-Si HEMTs for wireless base stations," *Mater. Sci. Semicond. Process.*, vol. 98, pp. 100–105, Aug. 2019, doi: 10.1016/j.mssp.2019.03.032.

- [27] S. Yoshida et al., "A 76 GHz GaN-on-silicon power amplifier for automotive radar systems," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2009, pp. 665–668, doi: 10.1109/MWSYM.2009.5165784.
- [28] S. Tirelli et al., "107-GHz (Al,Ga)N/GaN HEMTs on silicon with improved maximum oscillation frequencies," *IEEE Electron Device Lett.*, vol. 31, no. 4, pp. 296–298, Apr. 2010, doi: 10.1109/LED.2009.2039847.
- [29] D. Marti et al., "94-GHz large-signal operation of AlInN/GaN highelectron-mobility transistors on silicon with regrown ohmic contacts," *IEEE Electron Device Lett.*, vol. 36, no. 1, pp. 17–19, Jan. 2015, doi: 10.1109/LED.2014.2367093.
- [30] F. Medjdoub, B. Grimbert, D. Ducatteau, and N. Rolland, "Record combination of power-gain cut-off frequency and three-terminal breakdown voltage for GaN-on-silicon devices," *Appl. Phys. Exp.*, vol. 6, no. 4, 2013, Art. no. 044001, doi: 10.7567/APEX.6.044001.
- [31] K. Ranjan, S. Arulkumaran, G. I. Ng, and S. Vicknesh, "High Johnson's figure of merit (8.32 THz-V) in 0.15-μm conventional Tgate AlGaN/GaN HEMTs on silicon," *Appl. Phys. Exp.*, vol. 7, no. 4, Apr. 2014, Art. no. 044102, doi: 10.7567/APEX.7.044102.
- [32] G. P. Gibiino, A. M. Angelotti, A. Santarelli, and C. Florian, "Microwave characterization of trapping effects in 100-nm GaN-on-Si HEMT technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 9, pp. 604–606, Sep. 2019, doi: 10.1109/LMWC.2019.2933186.
- [33] L. Li et al., "GaN HEMTs on Si with regrown contacts and cutoff/maximum oscillation frequencies of 250/204 GHz," *IEEE Electron Device Lett.*, vol. 41, no. 5, pp. 689–692, May 2020, doi: 10.1109/LED.2020.2984727.
- [34] R. ElKashlan et al., "Mm-wave GaN-on-Si HEMTs with a PSAT of 3.9 W/mm at 28 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2023, pp. 24–27, doi: 10.1109/IMS37964.2023.10187976.
- [35] S. Warnock et al., "InAlN/GaN-on-Si HEMT with 4.5 W/mm in a 200-mm CMOS-compatible MMIC process for 3D integration," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 289–292, doi: 10.1109/IMS30576.2020.9224061.
- [36] H. W. Then et al., "GaN and Si transistors on 300 mm Si(111) enabled by 3D monolithic heterogeneous integration," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: 10.1109/VLSITechnology18217.2020.9265093.
- [37] H. W. Then et al., "Advanced scaling of enhancement mode high-K gallium nitride-on-300 mm-Si(111) transistor and 3D layer transfer GaN-silicon finfet CMOS integration," in *IEDM Tech. Dig.*, Dec. 2021, pp. 11.1.1–11.1.4, doi: 10.1109/IEDM19574.2021.9720710.
- [38] H. W. Then et al., "Enhancement-mode 300-mm GaN-on-Si(111) with integrated Si CMOS for future mm-wave RF applications," *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 6, pp. 835–838, May 2023, doi: 10.1109/LMWT.2023.3268184.
- [39] K. Shinohara et al., "Scaling of GaN HEMTs and Schottky diodes for submillimeter-wave MMIC applications," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 2982–2996, Oct. 2013, doi: 10.1109/TED.2013.2268160.
- [40] K. Harrouche, S. Venkatachalam, F. Grandpierron, E. Okada, and F. Medjdoub, "Impact of undoped channel thickness and carbon concentration on AlN/GaN-on-SiC HEMT performances," *Appl. Phys. Exp.*, vol. 15, no. 11, Nov. 2022, Art. no. 116504, doi: 10.35848/1882-0786/ac9c46.
- [41] A. Malmros et al., "Impact of channel thickness on the large-signal performance in InAlGaN/AIN/GaN HEMTs with an AlGaN back barrier," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 364–371, Jan. 2019, doi: 10.1109/TED.2018.2881319.
- [42] P. Cui and Y. Zeng, "Scaling behavior of InAlN/GaN HEMTs on silicon for RF applications," *Sci. Rep.*, vol. 12, no. 1, pp. 1–11, Oct. 2022, doi: 10.1038/s41598-022-21092-9.
- [43] S. Sarkar, R. P. Khade, A. Shanbhag, N. DasGupta, and A. DasGupta, "Near-ideal subthreshold swing in InAlN/GaN Schottky gate high electron mobility transistor using carbon-doped GaN buffer," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4408–4413, Aug. 2022, doi: 10.1109/TED.2022.3181539.
- [44] O. Ambacher, B. Christian, M. Yassine, M. Baeumler, S. Leone, and R. Quay, "Polarization induced interface and electron sheet charges of pseudomorphic ScAlN/GaN, GaAlN/GaN, InAlN/GaN, and InAlN/InN heterostructures," *J. Appl. Phys.*, vol. 129, no. 20, May 2021, Art. no. 204501, doi: 10.1063/5.0049185.
- [45] A. J. Green et al., "ScAlN/GaN high-electron-mobility transistors with 2.4-A/mm current density and 0.67-S/mm transconductance," *IEEE Electron Device Lett.*, vol. 40, no. 7, pp. 1056–1059, Jul. 2019, doi: 10.1109/LED.2019.2915555.

- [46] Y.-F. Wu et al., "30-W/mm GaN HEMTs by field plate optimization," *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 117–119, Mar. 2004, doi: 10.1109/LED.2003.822667.
- [47] M. J. Uren, J. Moreke, and M. Kuball, "Buffer design to minimize current collapse in GaN/AlGaN HFETs," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3327–3333, Dec. 2012, doi: 10.1109/TED.2012.2216535.
- [48] S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra, "Growth of Fe doped semi-insulating GaN by metalorganic chemical vapor deposition," *Appl. Phys. Lett.*, vol. 81, no. 3, pp. 439–441, Jul. 2002, doi: 10.1063/1.1490396.
- [49] M. Cioni et al., "Electric field and self-heating effects on the emission time of iron traps in GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3325–3332, Jul. 2021, doi: 10.1109/TED.2021.3081613.
- [50] G. A. Umana-Membreno, G. Parish, N. Fichtenbaum, S. Keller, U. K. Mishra, and B. D. Nener, "Electrically active defects in GaN layers grown with and without Fe-doped buffers by metal-organic chemical vapor deposition," *J. Electron. Mater.*, vol. 37, no. 5, pp. 569–572, May 2008, doi: 10.1007/s11664-007-0313-3.
- [51] C. De Santi et al., "Role of carbon in dynamic effects and reliability of 0.15-µm AlGaN/GaN HEMTs for RF power amplifiers," *Proc. SIPE*, vol. 12001, p. 1–7, Mar. 2022, doi: 10.1117/12.2609666.
- [52] N. Zagni et al., "'Hole redistributio' model explaining the thermally activated R_{ON} stress/recovery transients in carbon-doped AlGaN/GaN power MIS-HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 2, pp. 697–703, Feb. 2021, doi: 10.1109/TED.2020.3045683.
- [53] A. Alian et al., "Impact of channel thickness scaling on the performance of GaN-on-Si RF HEMTs on highly C-doped GaN buffer," in *Proc. Eur. Solid-State Device Res. Conf.*, Sep. 2022, pp. 384–387, doi: 10.1109/ESSDERC55479.2022.9947147.
- [54] H. Yu et al., "Back barrier trapping induced resistance dispersion in GaN HEMT: Mechanism, modeling, and solutions," in *IEDM Tech. Dig.*, Dec. 2022, pp. 30.6.1–30.6.4, doi: 10.1109/IEDM45625.2022.10019489.
- [55] A. Sasikumar et al., "Toward a physical understanding of the reliabilitylimiting E_C-0.57 eV trap in GaN HEMTs," in *Proc. IEEE Int. Rel. Phys. Symp.*, Jun. 2014, pp. 2C.1.1–2C.1.6, doi: 10.1109/IRPS.2014.6860588.
- [56] O. Axelsson et al., "Application relevant evaluation of trapping effects in AlGaN/GaN HEMTs with Fe-doped buffer," *IEEE Trans. Electron Devices*, vol. 63, no. 1, pp. 326–332, Jan. 2016, doi: 10.1109/TED.2015.2499313.
- [57] M. Meneghini et al., "Buffer traps in Fe-doped AlGaN/GaN HEMTs: Investigation of the physical properties based on pulsed and transient measurements," *IEEE Trans. Electron Devices*, vol. 61, no. 12, pp. 4070–4077, Dec. 2014, doi: 10.1109/TED.2014.2364855.
- [58] G. Meneghesso et al., "Reliability of GaN high-electron-mobility transistors: State of the art and perspectives," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 2, pp. 332–343, Jun. 2008, doi: 10.1109/TDMR.2008.923743.
- [59] E. Bahat-Treidel, F. Brunner, O. Hilt, E. Cho, J. Würfl, and G. Trankle, "AlGaN/GaN/GaN:C back-barrier HFETs with breakdown voltage of over 1 kV and low R_{ON}×A," *IEEE Trans. Electron Devices*, vol. 57, no. 11, pp. 3050–3058, Nov. 2010, doi: 10.1109/TED.2010.2069566.
- [60] B. Rackauskas, M. J. Uren, S. Stoffels, M. Zhao, S. Decoutere, and M. Kuball, "Determination of the self-compensation ratio of carbon in AlGaN for HEMTs," *IEEE Trans. Electron Devices*, vol. 65, no. 5, pp. 1838–1842, May 2018, doi: 10.1109/TED.2018.2813542.
- [61] M. J. Uren et al., "'Leaky dielectric' model for the suppression of dynamic R_{ON} in carbon-doped AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 7, pp. 2826–2834, Jul. 2017, doi: 10.1109/TED.2017.2706090.
- [62] M. J. Uren and M. Kuball, "Impact of carbon in the buffer on power switching GaN-on-Si and RF GaN-on-SiC HEMTs," *Jpn. J. Appl. Phys.*, vol. 60, May 2021, Art. no. SB0802, doi: 10.35848/1347-4065/abdb82.
- [63] Z. Gao et al., "Deep level effects and degradation of 0.15 μm RF AlGaN/GaN HEMTs with mono-layer and bi-layer AlGaN backbarrier," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2022, pp. P51-1–P51-6, doi: 10.1109/IRPS48227.2022.9764531.
- [64] Z. Gao et al., "Impact of an AlGaN spike in the buffer in 0.15 μm AlGaN/GaN HEMTs during step stress," *Microelectron. Rel.*, vol. 126, Nov. 2021, Art. no. 114318, doi: 10.1016/j.microrel.2021.114318.
- [65] X. Zheng et al., "Analysis of MOCVD SiN_x passivated N-polar GaN MIS-HEMTs on sapphire with high f_{max}. V_{DS,Q}," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 409–412, 2018, doi: 10.1109/LED.2018.2799160.

- [66] S. Wienecke et al., "N-polar GaN Cap MISHEMT with record power density exceeding 6.5 W/mm at 94 GHz," *IEEE Electron Device Lett.*, vol. 38, no. 3, pp. 359–362, Mar. 2017.
- [67] D. Bisi et al., "Commercially available N-polar GaN HEMT epitaxy for RF applications," in *Proc. IEEE 8th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Nov. 2021, pp. 250–254, doi: 10.1109/WiPDA49284.2021.9645102.
- [68] E. Ahmadi et al., "N-face GaN/AlN/GaN/InAlN and GaN/AlN/AlGaN/GaN/InAlN high-electron-mobility transistor structures grown by plasma-assisted molecular beam epitaxy on vicinal substrates," *Semicond. Sci. Technol.*, vol. 30, no. 5, May 2015, Art. no. 055012, doi: 10.1088/0268-1242/30/5/055012.
- [69] D. Bisi et al., "Observation of hot electron and impact ionization in N-polar GaN MIS-HEMTs," *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1007–1010, Jul. 2018, doi: 10.1109/LED.2018.2835517.
- [70] D. Bisi et al., "Observation of I_D-V_D kink in N-polar GaN MIS-HEMTs at cryogenic temperatures," *IEEE Electron Device Lett.*, vol. 41, no. 3, pp. 345–348, Mar. 2020, doi: 10.1109/LED.2020.2968875.
- [71] F. Chiocchetta et al., "Detrapping kinetics in N-polar AlGaN/GaN MIS-HEMTs," in Proc. IEEE 8th Workshop Wide Bandgap Power Devices Appl. (WiPDA), Nov. 2021, pp. 90–94, doi: 10.1109/WiPDA49284.2021.9645107.
- [72] F. Chiocchetta et al., "Role of the AlGaN cap layer on the trapping behaviour of N-polar GaN MISHEMTs," in *Proc. IEEE Int. Rel. Phys. Symp.* (*IRPS*), Mar. 2021, pp. 1–2, doi: 10.1109/IRPS46558.2021.9405111.
- [73] A. Y. Polyakov and I.-H. Lee, "Deep traps in GaN-based structures as affecting the performance of GaN devices," *Mater. Sci. Eng. R, Rep.*, vol. 94, pp. 1–56, Aug. 2015, doi: 10.1016/j.mser.2015.05.001.
- [74] A. Chini et al., "Experimental and numerical correlation between current-collapse and Fe-doping profiles in GaN HEMTs," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2012, pp. CD.2.1–CD.2.4, doi: 10.1109/IRPS.2012.6241881.
- [75] D. Bisi et al., "Hot-electron degradation of AlGaN/GaN high-electron mobility transistors during RF operation: Correlation with GaN buffer design," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1011–1014, Oct. 2015, doi: 10.1109/LED.2015.2474116.

- [76] M. Cioni, N. Zagni, and A. Chini, "A novel temperature estimation technique exploiting carrier emission from buffer traps," in *Proc. IEEE 52nd Eur. Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2022, pp. 372–375, doi: 10.1109/ESSDERC55479.2022.9947175.
- [77] J. L. Lyons, A. Janotti, and C. G. Van de Walle, "Effects of carbon on the electrical and optical properties of InN, GaN, and AlN," *Phys. Rev. B, Condens. Matter*, vol. 89, no. 3, Jan. 2014, Art. no. 035204, doi: 10.1103/PhysRevB.89.035204.
- [78] G. Meneghesso et al., "Reliability and parasitic issues in GaNbased power HEMTs: A review," *Semicond. Sci. Technol.*, vol. 31, no. 9, Sep. 2016, Art. no. 093004, doi: 10.1088/0268-1242/31/9/ 093004.
- [79] N. Zagni, M. Cioni, F. Iucolano, M. Moschetti, G. Verzellesi, and A. Chini, "Experimental and numerical investigation of Poole–Frenkel effect on dynamic R_{ON} transients in C-doped p-GaN HEMTs," *Semicond. Sci. Technol.*, vol. 37, no. 2, Feb. 2022, Art. no. 025006, doi: 10.1088/1361-6641/ac4113.
- [80] Z. Gao et al., "Reliability comparison of AlGaN/GaN HEMTs with different carbon doping concentration," *Microelectron. Rel.*, vols. 100–101, Sep. 2019, Art. no. 113489, doi: 10.1016/j.microrel.2019. 113489.
- [81] N. Modolo et al., "Cumulative hot-electron trapping in GaNbased power HEMTs observed by an ultrafast (10 V/Ns) onwafer methodology," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 5019–5026, Oct. 2022, doi: 10.1109/JESTPE.2021. 3077127.
- [82] Z. Gao et al., "Deep levels effects and on-wafer reliability of 0.15 μm InAlN/GaN and InAlGaN/GaN HEMTs with AlGaN backbarrier for RF applications," in *Proc. IWN*, 2022, p. 315.
- [83] S. Piotrowicz et al., "Drain current recovery time analyses of InAlGaN/GaN HEMTs realized with a back-barrier buffer layer," in *Proc. 14th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Sep. 2019, pp. 41–44, doi: 10.23919/EuMIC.2019.8909641.
- [84] X. Zheng et al., "High frequency N-polar GaN planar MIS-HEMTs on sapphire with high breakdown and low dispersion," in *Proc. Lester Eastman Conf. (LEC)*, Aug. 2016, pp. 42–45, doi: 10.1109/LEC.2016.7578930.