

# High-Performance Top-Gated and Double-Gated Oxide–Semiconductor Ferroelectric Field-Effect Transistor Enabled by Channel Defect Self-Compensation Effect

Chun-Kuei Chen<sup>®</sup>, *Graduate Student Member, IEEE*, Sonu Hooda, Zihang Fang, Manohar Lal, Zefeng Xu, Jieming Pan<sup>®</sup>, Shih-Hao Tsai<sup>®</sup>, *Graduate Student Member, IEEE*, Evgeny Zamburg<sup>®</sup>, *Member, IEEE*, and Aaron Voon-Yew Thean<sup>®</sup>, *Senior Member, IEEE* 

Abstract—In this article, we demonstrate a low-thermal budget defect-engineered process to achieve top-gated (TG) oxide-semiconductor ferroelectric field-effect transistors (FeFETs). The demonstrated TG FeFETs, with the channel length scaled down to 40 nm, exhibit a highly stabilized ferroelectric memory window (MW) of 2 V and a high current ON/OFF ratio of 10<sup>6</sup>. This is achieved by an engineered InGaZnO<sub>x</sub> (IGZO) and InSnO<sub>x</sub> (ITO) heterojunction channel that produces the defect self-compensation effect to passivate the intrinsic oxygen-deficient defects, existing in the indium-gallium-zinc-oxide (IGZO) channel interface and bulk. Effective interface/bulk defects passivation with good control of defect-induced channel carrier concentration has been notoriously difficult to achieve. Hence, realizing performant TG oxide-based FeFETs with back-end-of-line (BEOL) thermal budget constraints remains a fundamental challenge. Our study shows that heterojunction channel engineering on FETs and FeFETs can be a reliable solution to overcome this challenge. With such a technique, we can now enable double-gated (DG) ITO-IGZO FeFET and FETs. Such devices can enable BEOL-compatible reconfigurable nonvolatile logic switches that provide extremely low offstate leakage, high switch conductance ratio, and memory read-write disturb-free features.

Manuscript received 22 November 2022; revised 14 January 2023; accepted 31 January 2023. Date of publication 13 February 2023; date of current version 24 March 2023. This work was supported in part by the Agency for Science, Technology and Research (A\*STAR), Singapore, under its Advanced Manufacturing and Engineering (AME) Programmatic Funds under Grant A1892B0026 and Grant A18A1B0045; and in part by the National Research Foundation (NRF)'s Medium Sized Centre: Singapore Hybrid-Integrated Next-Generation  $\mu$ -Electronics (SHINE) Centre Funding Program. This article is an extended version of a paper presented at IEDM 2022. The review of this article was arranged by Editor D. Triyoso. (*Chun-Kuei Chen, Sonu Hooda, and Zihang Fang contributed equally to this work.*) (Corresponding author: Aaron Voon-Yew Thean.)

The authors are with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117582, and also with the Singapore Hybrid-Integrated Next-Generation  $\mu$ -Electronics (SHINE) Centre, Singapore 117583 (e-mail: Aaron.Thean@nus.edu.sg).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2023.3242633.

Digital Object Identifier 10.1109/TED.2023.3242633

*Index Terms*— Double gated (DG), ferroelectric, ferroelectric field-effect transistors (FeFETs), FETs, HfZrO, InGaZnO, InSnO, nonvolatile logic, oxide-semiconductor, top gate (TG).

## I. INTRODUCTION

ONOLITHIC 3-D (M3-D) integration of reconfig-WI urable nonvolatile logic circuits can enable ultraenergyefficient 3-D ICs by bringing memory elements closer to compute components and providing highly flexible system run-time reconfiguration capabilities that are difficult to achieve solely with conventional VLSI [1], [2], [3], [4]. Growing reports have also shown that oxide-semiconductors, such as amorphous indium-gallium-zinc-oxide (IGZO), can replace the conventional silicon (Si)-based transistor channel [5], [6], [7], [8]. This offers exciting M3-D integration possibilities that overcome the back-end-of-line (BEOL) low-k/Cu low thermal-budget process constraints owing to its low-temperature process, excellent wafer-scale deposition uniformity, and modestly high electron mobility [9]. Moreover, IGZO transistors have been shown to be compatible with ferroelectric memory materials, such as Zr-doped HfO<sub>2</sub> (HZO), to realize BEOL-compatible ferroelectric field-effect transistors (FeFETs) [10], [11], [12].

Despite the maturity of IGZO thin-film transistors, the interface/bulk defects are less well understood compared to Si transistors, especially in the context of high-*k* gate-stack interaction with IGZO interfaces and defects, which contributes to the transistor instability issues. It has been reported from experiments and theoretical calculations that the defects in the as-deposited IGZO film may be of varied origins, such as interstitial oxygen atoms [13], [14], weakly bonded oxygen atoms [15], [16], oxygen vacancies (V<sub>o</sub>) [17], [18], dangling bonds [19], [20], undercoordinated metals [21], [22], and H-related defects [23], [24]. The resultant defect energy states can distribute from shallow to deep levels in the band gap of IGZO channel bulk and interfaces [25]. In particular, Nakashima et al. [26] have reported that the origin major donor state of the IGZO channel is H atom occupancy of V<sub>o</sub> (V<sub>o</sub>H).

Given that  $V_0H$  acts as the major electron donor, the IGZO channel usually becomes heavily n-doped after atomic-layerdeposition (ALD)-based ferroelectric top-gated (TG) dielectric deposition since the ALD deposition chamber is typically hydrogen abundant [27], [28]. Although different postdeposition annealing (PDA) treatments for defects passivation or channel carrier concentration modulation for IGZO-based devices have been widely studied [29], [30], [31], the high sensitivity and complexity of the channel interface/bulk defects formation as a function of different process ambients (e.g.,  $H_2$ ,  $N_2$ , or  $O_2$ ) render the PDA effects unreliable. In this respect, achieving a balance between oxygen-related defects passivation and V<sub>0</sub>H-induced carrier concentration control for TG IGZO-based FETs is especially difficult. For example, utilizing PDA in an oxygen ambient to reduce the IGZO channel carrier concentration may lead to excessive interstitial oxygen atoms or weakly bonded oxygen defects generation. To deposit a low-defectivity high-k gate dielectric on the IGZO channel would require a difficult balance between the PDA defect passivation effects on the high-k dielectric and the defect concentration sensitivity of the IGZO. Therefore, a performant BEOL TG IGZO-based FeFET has yet to be realized to date, and most reported BEOL-compatible oxidebased FeFETs are bottom-gated (BG) structures, where the IGZO channel is deposited after the ferroelectric dielectric deposition [10], [11], [32], [33], [34].

Due to the use of top-down lithography and patterning, self-aligned BG devices are difficult to manufacture in high densities, and their gate and contact dimensions are challenging to scale [35], [36], [37]. Nonself-aligned BG devices tend to suffer from gate-source/drain (G-S/D) misalignment issues that influence the source-side carrier injection energy barrier, consequently leading to the current drive variation and gate delay degradation [38]. To ensure a higher current drive and reduce device fluctuations, the bottom gate should be designed large enough with sufficient gate-contact overlap margin. However, the penalty of extra gate-channel-S/D overlap parasitic capacitance arises, making BG-based devices inadequate for dense high-speed circuits [39], [40]. Thereby, establishing a reliable TG process for oxide-based FeFET is necessary to enable its G-S/D self-aligned capability and the further scaling of transistor feature size.

To this end, we show that TG and double-gated (DG) IGZO FeFETs with stable ferroelectric memory performance can be realized within a low-thermal budget. This is achieved through the use of an  $InSnO_x/InGaZnO_x$  (ITO-IGZO) heterojunction channel that triggers defect self-compensation effect to intrinsically passivate IGZO channel interface/bulk defects. With such a method, the channel-interface-stabilized TG and DG ITO-IGZO FeFETs exhibit superior memory properties, including large and stable memory window (MW), good memory retention estimated over ten years, and decent memory programming/erasing endurance of  $10^7$  cycles. Especially, our FeFETs show a significant enhancement of drive current and the electrostatic control on the transistor channel, such as competitively high electron effective mobility of 57 cm<sup>2</sup>/Vs, the normally-off feature, an minimum subthreshold swing (SS) of 68 mV/decade, and  $I_{on}/I_{off}$  ratio of 10<sup>7</sup>, setting performance

Fig. 1. Schematic of the fabricated (a) TG FeFETs and (b) DG FeFETs.



Fig. 2. (a) Key process flow for TG FeFETs and DG FeFETs. (b) SEM image of the TG FeFETs with  $L_{TG}$  of 10  $\mu$ m and (c)  $L_{TG}$  of 40 nm. (d) Cross-sectional TEM image of the fabricated short channel DG FeFETs.

precedence for oxide-based FeFETs to be leveraged for nonvolatile logic applications. More details and a comprehensive analysis of heterojunction channel engineering, defect selfcompensation effect, and carrier concentration control based on the FETs and FeFETs are also provided.

## **II. EXPERIMENTAL PROCEDURE**

## A. Device Fabrication

Fig. 1(a) and (b) illustrates the schematic cross-sectional structure of the fabricated TG and DG transistors, where the top gate stacks are both designated to be HZO-based ferroelectric memory components. We integrate the TG FeFET and BG FETs into a combined DG architecture, in which the BG terminal with  $HfO_2$  high-k gate-stack as a conventional nonmemory transistor channel can enable a separate memory-read electrode or additional logic switching functionality. This allows the DG device to be reconfigured between memory and logic modes, alleviating the memory read/write disturb issue, that challenges the single-gated FeFETs. Fig. 2(a) shows the device key fabrication steps common to TG and DG devices. For defect passivation, a thin-film ITO is integrated into the top and bottom channel interface. In contrast, the control FeFETs IGZO-only channel (without ITO) is also fabricated for comparison. Notably, the TG and DG FeFETs'



Fig. 3. Measured  $I_{\rm DS} - V_{\rm GS}$  curve of BG FETs with different channel configurations (black: 30-nm IGZO-only; blue: 2-nm ITO (O<sub>2</sub> of 10 sccm)/30-nm IGZO; green: 2-nm ITO (O<sub>2</sub> of 5 sccm)/30-nm IGZO; red: 3-nm ITO (O<sub>2</sub> of 10 sccm)/30-nm IGZO).

maximum thermal processes are limited to 380 °C, ensuring their suitability as BEOL nonvolatile memory. Fig. 2(b) shows the top-view scanning electron microscope (SEM) image of the TG FeFETs with an  $L_{CH}$  of 10  $\mu$ m. We also fabricated shortchannel DG devices with a top-gate length ( $L_{TG}$ ) of 40 nm to investigate the impact of channel length scaling on the defect self-compensation effect [Fig. 2(c) and (d)]. The bottom-gate channel length ( $L_{BGC}$ ) was defined as 70 nm, equal to the source-to-drain length.

#### B. ITO–IGZO Heterojunction Channel Engineering

Since stoichiometric bulk-phase ITO is too conductive and not suitable as a transistor channel, a nonstoichiometric ultrathin ITO is developed for our transistor integration. The sheet resistance of ITO film is monitored and carefully tuned by oxygen ambient during physical deposition. We start by optimizing different compositions of the ITO-IGZO heterojunction channels with a BG FET test structure, irrespective of the consequence of the ferroelectric polarization. This allows us to investigate the sole impact of the ITO layer on defect passivation and channel carrier doping. The heterostructure channel was sputtered at room temperature (RT), starting with the ultrathin ITO film, followed by a 30-nm IGZO. The conductivity of ITO film was tuned by controlling O<sub>2</sub> gas flow (down to 5 sccm) during sputtering deposition. Here, BG FETs were fabricated with the four different channel configurations as follows: 1) 30-nm IGZO-only; 2) 2-nm ITO (O<sub>2</sub> of 10 sccm)/30-nm IGZO; 3) 2-nm ITO (O2 of 5 sccm)/30-nm IGZO; and 4) 3-nm ITO (O<sub>2</sub> of 10 sccm)/30-nm IGZO. The IGZO film was deposited with a controlled thickness of 30 nm and an O<sub>2</sub> gas flow of 10 sccm.

Fig. 3 shows the measured transfer characteristics  $(I_{DS}-V_{GS}$  curve) of these BG FETs with an  $L_{CH}$  of 10  $\mu$ m. Here, the direction of hysteresis is defined as the  $V_{TH}$  difference between the forward ( $V_{TH,Forward}$ ) and reverse ( $V_{TH,Reverse}$ ) sweeping. For the IGZO-only FETs, we observe a clockwise  $I_{DS} - V_{GS}$  hysteresis loop that typically implies a serious defect-induced electron trapping/detrapping phenomenon at the channel–dielectric interface or the channel bulk of the n-channel FETs, which is undesired [41]. On the other hand,



Fig. 4. Statistical distribution of forward threshold voltage ( $V_{TH, Forward}$ ) and hysteresis of the BG FETs with different channel configurations.

the hysteresis-free loop is obtained in the device with a channel of 2-nm ITO (O<sub>2</sub> of 10 sccm)/30-nm IGZO, and the V<sub>TH,Forward</sub> shifts negatively. This gives us the first hint that depositing a thin ITO film along the interface between the IGZO and gate insulator can mitigate the undesired trapping/detrapping events. However, the channel carrier concentration, dominating  $V_{\rm TH}$  of a transistor, will increase with the presence of the ITO thin film. A serious negative shift of V<sub>TH,Forward</sub> is observed from the measured  $I_{\rm DS} - V_{\rm GS}$  curves of the FETs with a 2-nm ITO (O<sub>2</sub> of 5 sccm)/30-nm IGZO channel. This suggests that the ITO film conductivity increases with the reduced O<sub>2</sub> gas flow during deposition. We also notice that further increasing the ITO thickness to 3 nm (O<sub>2</sub> of 10 sccm) leads to an abrupt negative shifting of V<sub>TH.Forward</sub> of FETs. Also, the off-state current of the device increases, resulting in a degraded current on/off ratio. Fig. 4 shows the statistical measurement results based on four channel types. The trend of the channel carrier concentration increasing with thicker ITO film or lower O2 flow is further certified. These results fit well with our observations from hall measurements [Fig. 5(a)]. The as-deposited channel carrier concentration will increase from  $7 \times 10^{16}$  to  $2 \times 10^{18}$  cm<sup>-3</sup> after increasing the ITO film thickness from 2 to 3 nm. Notably, an enhancement mode transistor operation, namely, a normally-off feature, is wished to simplify gate drive circuit design and reduce the leakage power consumption [42]. Since the undesired clockwise hysteresis loop can be offset for all the bilayer channels, the above results suggest that an ITO layer deposited under the O<sub>2</sub> flow of 10 sccm with a thickness of 2 nm is the optimized condition to be integrated with the IGZO channel. Fig. 5(b) compares the measured drain-current-voltage transfer characteristics  $(I_{DS} - V_{DS} \text{ curve})$ of the FETs with IGZO-only channel and 2-nm ITO (O2 of 10 sccm)/IGZO channel, in which the  $V_{GS}$  is increased from 0 to 5 V with a step of 0.5 V. An obvious drive current boosting is achieved with the FET with ITO-IGZO channel.

# III. RESULTS AND DISCUSSION A. Channel Defects Self-Compensation Effect on TG ITO–IGZO FeFETs

We applied the learning from heterojunction channel engineering to stabilize top-channel FeFETs performance. Here, we fabricated TG FeFETs based on the optimized ITO–IGZO



Fig. 5. (a) Extracted carrier density of 2-nm ITO ( $O_2$  of 10 sccm)/30-nm IGZO and 3-nm ITO ( $O_2$  of 10 sccm)/30-nm IGZO substrates based on Hall measurements. (b) Measured  $I_{DS} - V_{DS}$  curve of BG IGZO-only FETs and the optimized BG ITO–IGZO FETs, in which ITO is deposited at  $O_2$  of 10 sccm.



Fig. 6. (a) HR TEM images of low-temperature processed TG IGZO FeFETs. (b) TG ITO–IGZO FeFETs. The electron diffraction patterns for both devices were obtained through the fast Fourier transform from the HR-TEM image. The measured interatomic distance was approximately 2.94 Å, indicating the existence of HZO ferroelectric orthorhombic (111) on both devices. (c) GI-XRD analysis of HZO/IGZO/SiO<sub>2</sub> and HZO/ITO/IGZO/SiO<sub>2</sub> samples.

channel configuration and the control TG IGZO-only FeFETs. High-resolution transmission electron microscopy (HR-TEM) analysis reveals the polycrystalline morphologies of the HZO dielectric layer on both channel types [Fig. 6(a) and (b)]. The lattice-fringe analysis is utilized to capture the HZO polycrystallization phase. We first obtain the electron diffraction patterns through the fast Fourier transform analysis from the HR-TEM image. After that, the interatomic distance was measured at approximately 2.94 Å, corresponding to the d-spacing value of HZO ferroelectric orthorhombic (111). Fig. 6(c) shows the X-ray diffraction (XRD) spectroscopy analysis based on HZO/IGZO/SiO2 and HZO/ITO/IGZO/SiO2 samples. We observe the clear diffraction peaks centered at  $30.6^{\circ}$  and  $35.0^{\circ}$  that correspond to the peak position of orthorhombic (111) and orthorhombic (200), respectively. Thus, we can validate the successful HZO ferroelectric phase formation on top of ITO-IGZO and IGZO-only substrates.

Nevertheless, we find out that a stable MW is only present for the TG ITO–IGZO FeFETs, while the TG IGZO FeFETs show a loss of hysteresis or clockwise  $I_{\rm DS} - V_{\rm GS}$  transfer loop [Fig. 7(a)]. As mentioned earlier, the clockwise hysteretic loop typically represents the undesired interfacial/bulk electron trapping/detrapping events, which can offset the desired ferroelectric anti-clockwise hysteretic loop. In such a case, the expected MW in the TG IGZO FeFETs is unfortunately lost. This tendency is further confirmed by the device statistical measurements of SS and hysteresis, as shown in Fig. 7(b) and (c). Most TG ITO–IGZO FeFETs exhibit a stable MW



Fig. 7. (a) Measured  $I_{\rm DS} - V_{\rm GS}$  transfer curve of TG IGZO FETs and TG ITO–IGZO FETs. The transfer curves were compared by normalizing  $V_{\rm GS}$  with respect to  $V_{\rm TH}$ . (b) Statistical distribution of clockwise hysteresis of TG IGZO FEFETs and anti-clockwise hysteresis MW of TG ITO–IGZO FEFETs. (c) Statistical distribution of SS extracted from both TG FEFETs. (d) Extracted defect density of TG IGZO FEFETs and TG ITO–IGZO FEFETs.



Fig. 8. (a)  $O_{1s}$  XPS spectra of the as-deposited ITO–IGZO and IGZO samples. (b) Illustrated as-deposited ITO and ITO–IGZO film, showing the mechanism of the channel defect self-compensation effect. Introducing metal ions (i.e.,  $Sn^{2+}$ ) with higher BDE with oxygen atoms can suppress the oxygen-deficient species defect and undercoordinated metals at the oxide–semiconductor channel bulk and interface.

from 0.57 to 0.75 V. Also, the average SS is improved by 50% in the TG FeFETs with the ITO–IGZO heterojunction channel. The poor SS in the n-channel transistor has been attributed to the deep-level defects [43]. Here, the ITO layer contributes to deep-level defect passivation. This is further attested by the extracted bulk/interface defect density results based on the high–low-frequency capacitance–voltage (C-V) technique [44]. Flat band voltage is estimated by the second derivative method [45]. Fig. 7(d) shows the extracted defect density of states based on the measured frequency-dispersive C-V characteristics [46]. The results indicate that the deep-level interface/bulk defect is highly passivated within the ITO–IGZO heterojunction channel.

We further explore the role of ITO film from the material perspective by conducting an X-ray photoelectron spectroscopy (XPS) analysis. Fig. 8(a) shows the XPS  $O_{1s}$  spectra of the as-deposited IGZO and ITO–IGZO substrates. The



Fig. 9. (a) Measured  $I_{\rm DS} - V_{\rm GS}$  transfer curve of TG ITO–IGZO FeFETs with the fixed  $V_{\rm GS, Negative}$  of -2 V and the  $V_{\rm GS, Positive}$  varied from 1 to 3 V. (b) Measured  $I_{\rm DS} - V_{\rm GS}$  transfer curve of TG ITO–IGZO FeFETs sweeping for 500 dc cycles. (c) Statistical distribution of  $V_{\rm TH, Forward}$  and  $V_{\rm TH, Reverse}$  during the dc voltage sweeping experiment.

data-fitting results show that the peak intensity of the O-H bond remains the same for both channels. However, the M-O bond peak intensity is increased from 54.5% to 62.4%, while the oxygen vacancy peak intensity is reduced in the ITO-IGZO sample. This result indicates that the IGZO channel defects originating from interstitial oxygen atoms, weakly bonded oxygen atoms, undercoordinated metals, and oxygen vacancies have been suppressed by integrating with a thin ITO film. This phenomenon has been reported as the channel defect self-compensation mechanism that happens when different oxide-semiconductor channels are stacked [47]. In such a bilayer channel system, the intrinsic oxygen-related, metalrelated defects can be passivated by the M<sup>+</sup> ions with a higher bond dissociation energy (BDE) with oxygen atoms. In our ITO-IGZO heterojunction channel, the BDE of Sn-O bond is reported at 528 kJ/mol, significantly higher than In-O (320 kJ/mol), Zn-O (159 kJ/mol), and Ga-O (285 kJ/mol) bonds [48]. Thus, oxygen-deficient defects, widely distributed from shallow to deep states in the IGZO bandgap, can be efficiently suppressed by  $Sn^{2+}$  ions, as shown in Fig. 8(b). As a result, we observe the improved SS and drive current of the TG ITO-IGZO FeFETs. This mechanism has also been discovered in the terbium-incorporated indium oxide (Tb:In<sub>2</sub>O<sub>3</sub>) channel system [49].

## B. High-Performance BEOL-Compatible TG FeFETs

The electrical characterization is further carried out on TG ITO–IGZO FeFETs with an  $L_{CH}$  of 10  $\mu$ m. Fig. 9(a) plots the measured anti-clockwise  $I_{DS} - V_{GS}$  transfer loop with the fixed  $V_{DS}$  of 0.1 V,  $V_{GS, Negative}$  of -2 V, while  $V_{GS, Positive}$  is varied from 1 to 3 V. The result shows an increase of MW with a higher  $V_{GS, Positive}$ . The MW will eventually saturate under  $V_{GS, Positive}$  of 3 V. This has been explained due to a gradual ferroelectric domain switching with the increasing  $V_{GS}$  applied on



Fig. 10. (a) Measured endurance and (b) retention performance of TG ITO–IGZO FeFETs at RT. Our TG ITO–IGZO FeFETs exhibit a high endurance of  $10^7$  cycles and a sustainable  $I_{ON}/I_{OFF}$  ratio >  $10^2$  after  $10^4$  s.

FeFETs [50]. Fig. 9(b) depicts the extremely stable  $I_{\rm DS} - V_{\rm GS}$  transfer loop of our TG devices during the dc voltage sweeping for 500 cycles. The TG ITO–IGZO FeFETs show an extremely stable MW, a high  $I_{on}/I_{off}$  ratio, low substrate leakage, and an unchanged normally-off feature. More notably, no degradation of SS is observed, indicating a negligible interface/bulk defect generation. Fig. 9(c) summarizes the statistical distribution of  $V_{\rm TH,Forward}$  and  $V_{\rm TH,Reverse}$  during dc voltage sweeping test, in which both  $V_{\rm TH}$  variation is within 0.1 V.

We further characterize the memory nonvolatility and read-write reliability of our TG ITO-IGZO FeFETs by performing the retention and endurance measurement at RT. For the endurance test, alternating square programming/erasing pulse with the pulse amplitude of  $\pm 3$  V and period 5  $\mu$ s was applied. Fig. 10(a) shows a stable MW over  $10^7$  endurances cycling on the devices. For the retention test, a prolonged square programming/erasing pulse of  $\pm 3$  V and period 100  $\mu$ s was applied to the TG, while the source and drain terminals were grounded. After the memory was programmed to be on/off state, the channel current was monitored at  $V_{\rm GS}$  of 0 V and  $V_{\rm DS}$  at 0.1 V over time. We observed a robust channel  $I_{on}/I_{off}$  ratio, which was estimated to be  $10^2$  after ten years by extrapolating the retention time scale [Fig. 10(b)]. The above results support the proposition of applying the channel defect self-compensation effect to stabilize and enhance the TG ferroelectric memtransistor performance.

#### C. Ultrascaled BEOL-Compatible DG FeFETs

Next, we investigate the fabricated short-channel DG devices with the symmetry and ultrathin ITO–IGZO–ITO channel, shared by TG FeFETs and BG FETs. Fig. 11(a) plots the measured  $I_{\rm DS} - V_{\rm GS}$  curve of TG ITO–IGZO FeFETs, showing a large MW of 2 V, a high  $I_{on}/I_{off}$  ratio of 10<sup>6</sup>, an  $I_{on}$  of 1  $\mu$ A/ $\mu$ m at  $V_{\rm DS}$  of 0.1 V, and the normally-off feature. Fig. 11(a) plots the  $I_{on}/I_{off}$  of the TG ITO–IGZO device as a function of the memory programming pulse amplitude and width, ranging from 2 to 5 V and 1  $\mu$ s to 10 ms, respectively. The 2-D contour shows a tunable memory state of the  $I_{On}/I_{off}$  ratio from 10 to 10<sup>7</sup>. We have also measured the  $I_{\rm DS} - V_{\rm GS}$  curve of short-channel BG ITO–IGZO FETs, as shown in Fig. 11(c). The transfer curve features hysteresis-free, similar



Fig. 11. (a) Measured  $I_{\rm DS} - V_{\rm GS}$  transfer curve of TG ITO–IGZO FeFETs with a channel length scaled down to 40 nm. (b) Two-dimensional contour summarized the  $I_{\rm ON}/I_{\rm OFF}$  of TG ITO–IGZO FeFETs as a function of the memory programming pulse amplitude and width. (c) Measured  $I_{\rm DS} - V_{\rm GS}$  transfer curve of BG ITO–IGZO FETs with a channel length scaled down to 70 nm. (d) Extracted SS of short-channel TG ITO–IGZO FeFETs and BG ITO–IGZO FET.

to what we observed from the long-channel ITO–IGZO FETs. Our BG devices also show excellent drive characteristics, such as a high  $I_{on}/I_{off}$  ratio of  $10^7$  and a high  $I_{on}$  of  $10 \ \mu A/\mu m$  at  $V_{DS}$  of 0.1 V. Fig. 11(d) shows the extracted point SS of TG FeFETs and BG FETs. By engineering the symmetry ITO–IGZO–ITO heterostructure channel, a minimum SS value of 68 mV/decade is found in both devices. Given that the extracted shallow level bulk/interface Dit is still in the range of  $10^{12}-10^{13}$  cm<sup>-2</sup>eV<sup>-1</sup>, the average wide-range SS of both ITO–IGZO devices is still poor. Therefore, the passivation of the shallow-level bulk/interface defects and the scaling of the gate dielectric thickness are still necessary to further improve the overall transfer curve of the transistor.

# D. BEOL-Compatible DG FeFETs With Reconfigurable Nonvolatile Logic Operation

The fabricated DG device is designed to be a dual-mode memory-logic device. Here, we discuss the operation of the DG device as a nonvolatile logic switch and its technological advantages. Fig. 12(a) and (b) illustrates the sourcechannel-drain band diagram of the DG device based on the operation modes. Given that both TG FeFET and BG FET share the ITO-IGZO-ITO channel, the initial transistor channel potential state will be determined by the encoded TG memory ferroelectric polarization field. The BG FET, on the other hand, will control the final switch conductance state. By separating the memory and logic transistor gate terminals, the nonvolatile memory state encoded on the TG FeFET can be disturbance-free from the BG FET operation. Based on the operation method mentioned above, our DG device exhibits the reconfigurability between the following four modes: 1) memory-off/switch-off; 2) memory-off/switch-on; 3) memoryon/switch-off; and 4) memory-on/switch-on.



Fig. 12. Illustrated source-channel-drain band diagram of the DG device based on the four operation modes as follows: (a) Memory-OFF/Switch-OFF, Memory-OFF/Switch-ON. (b) Memory-ON/Switch-OFF, Memory-ON/Switch-ON. (c) Four operation reconfigurability test of DG switch with a statistical distribution of the channel conductance.

Fig. 12(c) shows the four-modes reconfigurability test results. The programming/erasing pulse amplitude and time were decided to be  $\pm 4.5$  V and 500  $\mu$ s. First, the programming/erasing pulse is applied to the TG with the S/D grounded. Afterward, we turn on the BG FET to read the channel conductance state at  $V_{BG}$  of 0.5 V and  $V_{DS}$  of 0.1 V. When the TG FeFET is erased to the memory -off state, the switch exhibits the channel conductance of  $10^{12}$ S, indicating an efficient TG ferroelectric memory field effect on the shared channel. Thus, the power consumption for those DG switches that are not operated can be reduced. After the programming operation, our DG switch becomes a memory-on state, and the BG FET can control the channel conductance. Fig. 12(c) shows an excellent controllability of BG FET over the DG switch with the  $G_{on}/G_{off}$  ratio of  $10^6$ .

We next characterize the compatibility of our DG devices as a nonvolatile memory switch array based on the V/2 bias scheme, as shown in Fig. 13(a). The word and bit lines are connected to the TG and BG terminals, respectively. In such a scheme, the memory state of the selected DG switch can be programmed or erased through the TG FeFET at  $V_{TG}$  of write voltage  $(V_W)$ , while the BG FET will be grounded. The applied  $V_W$  pulse amplitude and period are the same as we utilized in the reconfigurability test. Thus, the selected switch can be programmed to the on-state with a  $G_{on}/G_{off}$ ratio of  $10^6$  [Fig. 13(b)]. The results show that those switches in the half-selected rows, columns, and unselected cells are disturbance-free during the programming operation. The same disturbance-free feature is obtained during the erasing operation [Fig. 13(c)]. We have also investigated the sneak path leakage currents in our switch fabric. The sneak path leakage has been reported as a typical issue in a two-terminal



Fig. 13. (a) Illustrated write operation of DG memory switch in a nonvolatile switch array fabric based on the commonly used V/2 bias scheme. (b) Measured programming operation. (c) Erasing operation for the selected cell in the switch array fabric. The memory write disturbance of the half-selected rows, columns, and unselected cells is investigated as well. (d) Measured sneak path leakage of all the switches during the programming and erasing operation.

memristor-based memory array, leading to severe memory array performance degradation [51]. In our switch fabric, the sneak path leakage is extremely low for all the switches during the programming and erasing operation [Fig. 13(d)]. This is explained by a much longer and unlikely sneak path for the DG switch, in which the electron has to pass through the ALD-based BG and TG high-quality gate insulator layers to contribute to leakage. Hence, our nonvolatile DG switch is intrinsically free of sneak path leakage in the array fabric operation.

#### **IV. CONCLUSION**

In this article, we demonstrate that a reliable ultrascaled low-thermal budget oxide-based top-channel FeFET can be attained by introducing the channel defect selfcompensation effect. We provide the study of channel defect self-compensation through a comprehensive material study and electrical characterization of the heterojunction channel engineering on both FeFETs and FETs. With such a method, the memory and drive characteristics of the TG oxide-based FeFETs are considerably enhanced. We further integrate the FeFET and FET into a combined DG structure and demonstrate its potentials and advantages as a nonvolatile switch, pushing the boundary of BEOL FeFETs toward dense M3-D integration of memory and reconfigurable nonvolatile logic circuits applications.

#### REFERENCES

- Y. Chen, J. Zhao, and Y. Xie, "3D-nonFAR: Three-dimensional nonvolatile FPGA architecture using phase change memory," in *Proc. 16th ACM/IEEE Int. Symp. Low Power Electron. Design*, Aug. 2010, pp. 55–60, doi: 10.1145/1840845.1840857.
- [2] J. Cong and B. Xiao, "MrFPGA: A novel FPGA architecture with memristor-based reconfiguration," in *Proc. IEEE/ACM Int. Symp. Nanosc. Archit.*, Jun. 2011, pp. 1–8, doi: 10.1109/NANOARCH.2011.5941476.

- [3] Y. Luo et al., "A compute-in-memory hardware accelerator design with back-end-of-line (BEOL) transistor based reconfigurable interconnect," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 2, pp. 445–457, Jun. 2022, doi: 10.1109/JETCAS.2022.3177577.
- [4] H. Li, T. F. Wu, S. Mitra, and H.-S. P. Wong, "Resistive RAM-centric computing: Design and modeling methodology," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 9, pp. 2263–2273, Sep. 2017, doi: 10.1109/TCSI.2017.2709812.
- [5] U. Chand et al., "2-kbit array of 3-D monolithically-stacked IGZO FETs with low SS-64 mV/dec, ultra-low-leakage, competitive μ-57 cm<sup>2</sup>/Vs performance and novel nMOS-only circuit demonstration," in *Proc. Symp. VLSI Technol.*, 2021, pp. 1–2.
- [6] U. Chand et al., "Extremely- scaled channel thickness ZnO FET with high mobility 86 cm<sup>2</sup>/V-s, low SS of 83 mV/dec and low thermal budget process (<300 °C)," in *Proc. 6th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Mar. 2022, pp. 256–258, doi: 10.1109/EDTM53872.2022.9798261.
- [7] T. Ishizu et al., "An energy-efficient normally off microcontroller with 880-nW standby power, 1 clock system backup, and 4.69μs wakeup featuring 60-nm CAAC-IGZO FETs," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 12, pp. 293–296, Dec. 2019, doi: 10.1109/LSSC.2019.2952895.
- [8] A. Belmonte et al., "Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating  $>10^3$ s retention,  $<10^{11}$  cycles endurance and L<sub>g</sub> scalability down to 14 nm," in *IEDM Tech. Dig.*, Dec. 2021, p. 10, doi: 10.1109/IEDM19574.2021.9720596.
- [9] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 4016, pp. 488–492, Nov. 2004, doi: 10.1038/nature03090.
- [10] C. Sun et al., "Highly scaled InGaZnO ferroelectric field-effect transistors and ternary content-addressable memory," *IEEE Trans. Electron Devices*, vol. 69, no. 9, pp. 5262–5269, Sep. 2022, doi: 10.1109/TED.2022.3188582.
- [11] F. Mo et al., "Experimental demonstration of ferroelectric HfO<sub>2</sub> FET with ultrathin-body IGZO for high-density and low-power memory application," in *Proc. Symp. VLSI Technol.*, Jun. 2019, pp. 42–43, doi: 10.23919/VLSIT.2019.8776553.
- [12] Z. Liang et al., "A novel high-endurance FeFET memory device based on ZrO<sub>2</sub> anti-ferroelectric and IGZO channel," in *IEDM Tech. Dig.*, Dec. 2021, p. 17, doi: 10.1109/IEDM19574. 2021.9720627.
- [13] J. H. Song, N. Oh, B. D. Anh, H. D. Kim, and J. K. Jeong, "Dynamics of threshold voltage instability in IGZO TFTs: Impact of high pressurized oxygen treatment on the activation energy barrier," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 1054–1058, Mar. 2016, doi: 10.1109/TED.2015.2511883.
- [14] K. Ide, Y. Kikuchi, K. Nomura, M. Kimura, T. Kamiya, and H. Hosono, "Effects of excess oxygen on operation characteristics of amorphous In–Ga–Zn–O thin-film transistors," *Appl. Phys. Lett.*, vol. 99, no. 9, Aug. 2011, Art. no. 093507, doi: 10.1063/ 1.3633100.
- [15] W. H. Han, Y. J. Oh, K. J. Chang, and J.-S. Park, "Electronic structure of oxygen interstitial defects in amorphous In–Ga–Zn–O semiconductors and implications for device behavior," *Phys. Rev. A, Gen. Phys.*, vol. 3, no. 4, p. 44008, Apr. 2015, doi: 10.1103/physrevapplied. 3.044008.
- [16] J. Grochowski et al., "Origin of lower film density and larger defect density in amorphous In–Ga–Zn–O deposited at high total pressure," *J. Display Technol.*, vol. 11, no. 6, pp. 523–527, Jun. 2015, doi: 10.1109/jdt.2014.2359746.
- [17] T. Kamiya, K. Nomura, and H. Hosono, "Subgap states, doping and defect formation energies in amorphous oxide semiconductor a-InGaZnO<sub>4</sub> studied by density functional theory," *Phys. Status Solidi* (A), vol. 207, no. 7, pp. 1698–1703, May 2010, doi: 10.1002/pssa.200983772.
- [18] T. Kamiya, K. Nomura, and H. Hosono, "Electronic structure of the amorphous oxide semiconductor a-InGaZnO<sub>4-x</sub>: Tauc–Lorentz optical model and origins of subgap states," *Phys. Status Solidi* (*A*), vol. 206, no. 5, pp. 860–867, May 2009, doi: 10.1002/ pssa.200881303.
- [19] G. Li et al., "Subgap state engineering using nitrogen incorporation to improve reliability of amorphous InGaZnO thin-film transistors in various stressing conditions," *IEEE Trans. Electron Devices*, vol. 63, no. 11, pp. 4309–4314, Nov. 2016, doi: 10.1109/TED.2016.2608970.

- [20] J. Raja, K. Jang, N. Balaji, and J. Yi, "Suppression of temperature instability in InGaZnO thin-film transistors by in situ nitrogen doping," *Semicond. Sci. Technol.*, vol. 28, no. 11, Nov. 2013, Art. no. 115010, doi: 10.1088/0268-1242/28/11/115010.
- [21] W. H. Han and K. J. Chang, "Subgap states near the conduction-band edge due to undercoordinated cations in amorphous In–Ga–Zn–O and Zn-Sn-O semiconductors," *Phys. Rev. A, Gen. Phys.*, vol. 6, no. 4, p. 44011, Oct. 2016, doi: 10.1103/PhysRevApplied.6.044011.
- [22] H.-H. Nahm and Y.-S. Kim, "Undercoordinated indium as an intrinsic electron-trap center in amorphous InGaZnO<sub>4</sub>," *NPG Asia Mater.*, vol. 6, no. 11, p. 143, Nov. 2014, doi: 10.1038/am.2014.103.
- [23] K. Nomura, T. Kamiya, and H. Hosono, "Effects of diffusion of hydrogen and oxygen on electrical properties of amorphous oxide semiconductor, In–Ga–Zn–O," *ECS J. Solid State Sci. Technol.*, vol. 2, no. 1, pp. 5–8, 2013, doi: 10.1149/2.011301jss.
- [24] H. Tang et al., "Effects of residual hydrogen in sputtering atmosphere on structures and properties of amorphous In–Ga–Zn–O thin films," *J. Appl. Phys.*, vol. 118, no. 20, Nov. 2015, Art. no. 205703, doi: 10.1063/1.4936552.
- [25] K. Ide, K. Nomura, H. Hosono, and T. Kamiya, "Electronic defects in amorphous oxide semiconductors: A review," *Phys. Status Solidi Appl. Mater. Sci.*, vol. 216, no. 5, pp. 1–28, 2019, doi: 10.1002/pssa.201800372.
- [26] M. Nakashima et al., "Origin of major donor states in In–Ga–Zn oxide," J. Appl. Phys., vol. 116, no. 21, Dec. 2014, Art. no. 213703, doi: 10.1063/1.4902859.
- [27] Y.-H. Chang, M.-J. Yu, R.-P. Lin, C.-P. Hsu, and T.-H. Hou, "Abnormal positive bias stress instability of In–Ga–Zn–O thin-film transistors with low-temperature Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Appl. Phys. Lett.*, vol. 108, no. 3, Jan. 2016, Art. no. 033502, doi: 10.1063/1.4939905.
- [28] J. T. Jang, D. Ko, S.-J. Choi, D. M. Kim, and D. H. Kim, "Observation of hydrogen-related defect in subgap density of states and its effects under positive bias stress in amorphous InGaZnO TFT," *IEEE Electron Device Lett.*, vol. 42, no. 5, pp. 708–711, May 2021, doi: 10.1109/LED.2021.3066624.
- [29] Y. Wei et al., "Enhanced thermal stability of elevated-metal metal-oxide thin-film transistors via low-temperature nitrogen post-annealing," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 1649–1653, Apr. 2021, doi: 10.1109/TED.2021.3056635.
- [30] C.-S. Fuh, S. M. Sze, P.-T. Liu, L.-F. Teng, and Y.-T. Chou, "Role of environmental and annealing conditions on the passivation-free in-Ga–Zn–O TFT," *Thin Solid Films*, vol. 520, no. 5, pp. 1489–1494, Dec. 2011, doi: 10.1016/j.tsf.2011.08.088.
- [31] W.-T. Chen et al., "Oxygen-dependent instability and annealing/passivation effects in amorphous In–Ga–Zn–O thin-film transistors," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1552–1554, Nov. 2011, doi: 10.1109/LED.2011.2165694.
- [32] Z. Lin, M. Si, and P. D. Ye, "Ultra-fast operation of BEOL-compatible atomic-layer-deposited In<sub>2</sub>O<sub>3</sub> fe-FETs: Achieving memory performance enhancement with memory window of 2.5 V and high endurance >10<sup>9</sup> cycles without VT drift penalty," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2022, pp. 1–2, doi: 10.1109/VLSITechnologyandCir46769.2022.9830156.
- [33] R. Zhao et al., "Reconfigurable logic-memory hybrid device based on ferroelectric Hf0.5Zr0.5O2," *IEEE Electron Device Lett.*, vol. 42, no. 8, pp. 1164–1167, Aug. 2021, doi: 10.1109/LED.2021.3089326.
- [34] S. Dutta et al., "Monolithic 3D integration of high endurance multi-bit ferroelectric FET for accelerating compute-in-memory," in *IEDM Tech. Dig.*, 2020, p. 36, doi: 10.1109/IEDM13553.2020.937.1974.
- [35] S. Zhang, R. Han, Z. Zhang, R. Huang, P. K. Ko, and M. Chan, "Implementation of fully self-aligned bottom-gate MOS transistor," *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 618–620, Oct. 2002, doi: 10.1109/LED.2002.803763.

- [36] M. Nakata, H. Tsuji, Y. Fujisaki, Y. Nakajima, T. Takei, and T. Yamamoto, "Electrical and structural characterization of self-aligned InGaZnO thin-film transistors fabricated by excimer laser irradiation," *IEEE Trans. Ind. Appl.*, vol. 53, no. 6, pp. 5972–5977, Nov. 2017, doi: 10.1109/TIA.2017.2726504.
- [37] R. S. Shenoy and K. C. Saraswat, "Novel process for fully self-aligned planar ultrathin body double-gate FET," in *Proc. IEEE Int. SOI Conf.*, Oct. 2004, pp. 190–191, doi: 10.1109/soi.2004.1391611.
- [38] H.-S. P. Wong, "Beyond the conventional transistor," *IBM J. Res. Develop.*, vol. 46, nos. 2–3, pp. 133–168, Mar. 2002, doi: 10.1147/rd.462.0133.
- [39] K. Han, S. Samanta, C. Sun, J. Zhang, Z. Zheng, and X. Gong, "Top-gate short channel amorphous indium-gallium-zinc-oxide thin film transistors with sub-1.2 nm equivalent oxide thickness," in *Proc. 5th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Apr. 2021, pp. 1–3, doi: 10.1109/EDTM50988.2021.9421049.
- [40] D. H. Kang, I. Kang, S. H. Ryu, and J. Jang, "Self-aligned coplanar a-IGZO TFTs and application to high-speed circuits," *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1385–1387, Oct. 2011, doi: 10.1109/LED.2011.2161568.
- [41] Y. J. Chen, Y. H. Tai, and C. Y. Chang, "Mechanism of hysteresis for a-IGZO TFT studied by changing the gate voltage waveform in measurement," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1565–1571, Apr. 2016, doi: 10.1109/TED.2016.2532465.
- [42] C. L. Lin, C. E. Wu, F. H. Chen, P. C. Lai, and M. H. Cheng, "Highly reliable bidirectional a-InGaZnO thin-film transistor gate driver circuit for high-resolution displays," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2405–2411, Jun. 2016, doi: 10.1109/TED.2016.2555358.
- [43] G. W. Yang et al., "Total subgap range density of states-based analysis of the effect of oxygen flow rate on the bias stress instabilities in a-IGZO TFTs," *IEEE Trans. Electron Devices*, vol. 69, no. 1, pp. 166–173, Jan. 2022, doi: 10.1109/TED.2021.3130219.
- [44] A. Pacelli, A. L. Lacaita, S. Villa, and L. Perron, "Reliable extraction of MOS interface traps from low-frequency CV measurements," *IEEE Electron Device Lett.*, vol. 19, no. 5, pp. 148–150, May 1998, doi: 10.1109/55.669731.
- [45] R. Winter, J. Ahn, P. C. McIntyre, and M. Eizenberg, "New method for determining flat-band voltage in high mobility semiconductors," *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron., Mater., Process., Meas., Phenomena*, vol. 31, no. 3, May 2013, Art. no. 030604, doi: 10.1116/1.4802478.
- [46] C.-K. Chen et al., "First demonstration of ultra-low D<sub>it</sub> top-gated ferroelectric oxide-semiconductor memtransistor with record performance by channel defect self-compensation effect for BEOL-compatible nonvolatile logic switch," in *IEDM Tech. Dig.*, Dec. 2022, p. 6.
- [47] J. He et al., "Defect self-compensation for high-mobility bilayer InGaZnO/In<sub>2</sub>O<sub>3</sub> thin-film transistor," Adv. Electron. Mater., vol. 5, no. 6, Jun. 2019, Art. no. 1900125.
- [48] R. N. Bukke, C. Avis, and J. Jang, "Solution-processed amorphous In– Zn–Sn oxide thin-film transistor performance improvement by solutionprocessed Y<sub>2</sub>O<sub>3</sub> passivation," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 433–436, Apr. 2016.
- [49] P. He et al., "Enhanced stability and mobility of solution-processed oxide thin-film transistors with bilayer terbium-incorporated indium oxide channel," *Appl. Phys. Lett.*, vol. 121, no. 19, Nov. 2022, Art. no. 193301.
- [50] S. Moon, J. Shin, and C. Shin, "Understanding of polarization-induced threshold voltage shift in ferroelectric-gated field effect transistor for neuromorphic applications," *Electronics*, vol. 9, no. 5, p. 704, Apr. 2020.
- [51] M. A. Zidan, A. M. Eltawil, F. Kurdahi, H. A. H. Fahmy, and K. N. Salama, "Memristor multiport readout: A closed-form solution for sneak paths," *IEEE Trans. Nanotechnol.*, vol. 13, no. 2, pp. 274–282, Mar. 2014.