

Self-Organized Germanium Quantum Dots/Si₃N₄ Enabling Monolithic Integration of Top Si₃N₄-Waveguided Microdisk Light Emitters and p-i-n Photodetectors for On-Chip Sensing

Chih-Hsuan Lin¹, Member, IEEE, Po-Yu Hong¹, Student Member, IEEE, Bing-Ju Lee,
 Horng-Chih Lin¹, Senior Member, IEEE, Thomas George,
 and Pei-Wen Li¹, Senior Member, IEEE

Abstract—Using a coordinated combination of lithographic patterning and self-assembled growth, Ge spherical quantum dots (QDs) were controllably generated within host layers of Si₃N₄ as active medium for Si photonics. A significant fabrication advantage of our approach is the high-temperature thermal stability of Ge QDs that are formed by thermal oxidation of poly-SiGe lithographically patterned structures at 800 °C–900 °C, offering flexibility in the waveguide (WG)-material choices, co-design, and integration of Ge photonic devices. Our Ge QDs enable monolithic integration of microdisk light emitters and p-i-n photodetectors (PDs) with top-Si₃N₄ WG-coupled structures using standard Si processing. Low dark current of 0.3 mA/cm² at 300 K and 0.2 μA/cm² at 77 K in combination with 3-dB frequency of 12 GHz for Ge-QD PDs and low threshold power of 0.6 kW/cm² for optically pumped Ge QD/SiN microdisks light emission evidence the high degree of crystallinity of our Ge QDs being an effective building block for 3-D SiN photonic integrated circuits.

Index Terms—Ge, microdisks, photodiodes (PDs), quantum dot (QD), top-Si₃N₄ waveguides (WGs).

I. INTRODUCTION

THE holy grail for Si photonic integrated circuits (PICs) is to achieve seamless, monolithic integration with CMOS electronics using robust Si processing technology, realizing on-chip optical interconnects for improving power consumption and latency as well as expanding the versatility and func-

tionality for on-chip sensing [1], [2], [3]. The major technical challenges for practical realization of monolithic Si-based electronic-PICs lie in three aspects at least. First, the difficulty in growing sufficiently thick, high-quality Ge films on top of Si layers for light absorption and emission applications due to the large lattice mismatch (4.2%) between Ge and Si. Bottom Si-waveguided Ge lasers [4] and photodiodes (PDs) [5] have been experimentally demonstrated on 2-D silicon-on-insulator (SOI) platforms using exquisite epitaxy techniques in combination with strain engineering. However, low thermal budgets are required for subsequent fabrication processes so as to prevent the generation of detrimental generation–recombination centers resulting from lattice relaxation and to minimize fast Si–Ge interdiffusion, setting limitations on the flexibility and versatility of Si PIC applications [6]. Hence, the high threshold for Ge lasing and the large dark current of Ge PDs remain as challenging problems to be solved. Second, Si waveguides (WGs) are opaque in the visible band and suffer strong optical nonlinearity due to two-photon absorption in the infrared (IR) band, resulting in large propagation loss and poor optical-electrical conversion efficiency, respectively [7]. Third, the need of epitaxially growing Ge over Si layers results in bottom-WG-coupled structures, allowing only 2-D planar integration of Si PICs.

To complement and even outperform in materials characteristics and device performance to Si WGs, silicon nitride (SiN) WGs have gained spotlight because of their optical transparency properties over broadbands ranging from the IR to the visible spectrum. The fabrication feasibility of “stacking” SiN WGs using chemical-vapor deposition (CVD) processes, in particular, offers great promise for realizing 3-D PICs, advanced on-chip optical interconnects, and on-chip sensing applications [7]. However, it is a formidable task to epitaxially grow single-crystalline Ge films over bottom SiN WGs that are nominally amorphous. Top-Si₃N₄ WGs stacking over Ge films have been experimentally fabricated using low-temperature (~300 °C) plasma-enhanced CVD processes; however, a subsequent long-duration, high-temperature (>900 °C for at least hours) densification step [8] is generally required to drive

Manuscript received 16 November 2022; revised 26 December 2022; accepted 16 January 2023. Date of publication 27 January 2023; date of current version 24 March 2023. This work was supported in part by the National Science and Technology Council under Grant NSTC 111-2119-M-A49-003 and Grant 109-2221-E-009-022-MY3; and in part by the National Yang Ming Chiao Tung University and Ministry of Education, Taiwan, through the Higher Education Sprout Project. This article is an extended version of a paper presented at IEDM 2022. The review of this article was arranged by Editor G. Meneghesso. (Corresponding author: Pei-Wen Li.)

The authors are with the Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: pwli@nycu.edu.tw).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2023.3238330>.

Digital Object Identifier 10.1109/TED.2023.3238330

out the excess hydrogen incorporated within the as-deposited $\text{Si}_3\text{N}_4:\text{H}$ films so as to reduce the absorption loss. The key problem with such a high thermal-budget densification process is that the underlying Ge film is prone to crystalline defect formation due to lattice-strain relaxation at high temperatures, degrading the performance of photonic active devices [9], [10]. Hence, high photoresponsivity, low dark-current Ge PDs as well as high-efficiency, low threshold Ge light sources remain to be demonstrated on SiN-based integrated photonics platforms.

In contrast to the nature of the indirect bandgap transition in bulk Ge, low-dimensional Ge nanostructures allow direct bandgap luminescence and enhance light emission/absorption properties based on quantum confinement effects [11]. Localized carrier confinement and strong overlap of electron-hole wave functions, in particular, within small-sized quantum dots (QDs) greatly increase the oscillator strength for optical transitions to occur within an otherwise indirect bandgap semiconductor (such as Si or Ge) and, consequently, relax the k -conservation rule for direct bandgap emission in bulk materials [12]. Importantly, embedding QDs within resonant cavities further boosts the spontaneous emission rate based on quantum electrodynamics [13].

Our previous reports have already demonstrated a CMOS-compatible approach for the controllable growth of self-assembled Ge QDs embedding within CVD- Si_3N_4 layers in a self-organized manner [14], [15], [16], [17], [18], [19], [20], [21]. The key engineering advantages of our combined lithographically patterned and self-organized Ge QD/ Si_3N_4 approaches lie in the high degree of scalability, uniformity, and reproducibility in the Ge QD size, allowing experimental demonstration of size-tunable photoluminescence (PL) peak wavelengths ranging from 350 to 1550 nm [20], [21], [22], [23]. Fabrication by thermal oxidation at 800 °C–900 °C, our self-organized Ge QD/ Si_3N_4 systems also come with the inherent advantage of high-temperature thermal stability that has allowed monolithic integration of SiN bus-waveguided Ge QDs microdisk (μ -disk) light emitters and top-waveguided p-i-n PDs on top of SOI (Fig. 1) [24]. In this work, we reported detailed design and analysis of fabricated SiN/Si WGs, Ge QD light emitters, and Ge QD p-i-n PDs via extensive simulations and structural examinations.

II. EXPERIMENTS

A. Formation of Ge QD Arrays

Fig. 2 shows our proposed process flow for monolithic integration of Si_3N_4 -waveguided Ge QDs μ -disk light emitters and p-i-n PDs. Bilayers of 18-nm-thick Si_3N_4 and 60-nm-thick poly- $\text{Si}_{0.85}\text{Ge}_{0.15}$ were sequentially deposited using low-pressure CVD (LPCVD) on SOI substrates with 200-nm-thick, p-type (10^{13} cm^{-3}) top single-crystalline Si layers and 400-nm-thick buried oxide (BOX) layers. Arrays of poly- $\text{Si}_{0.85}\text{Ge}_{0.15}$ pillars with pillar width/spacing of 100/20 nm were lithographically patterned using electron-beam lithography (EBL) in combination with $\text{SF}_6/\text{C}_4\text{F}_8$ plasma etching [Fig. 2(a-1), (b-1), and (c-1)]. Areas of poly-SiGe pillar arrays for light emitters and PDs are $10 \times 10 \mu\text{m}^2$ and $0.12\text{--}2.4 \times 50 \mu\text{m}^2$, respectively. Next, thermal oxidation at




Fig. 1. (a) SEM, (b) TEM, and (c) EDS map micrographs. (d) Schematic showing monolithic integration of Si_3N_4 waveguided Ge QD/ Si_3N_4 μ -disk light emitters and p-i-n photodetectors.




Fig. 2. Process flow and schematic diagrams of monolithic integration of SiN-waveguided Ge QDs/ Si_3N_4 μ -disk light emitter and p-i-n PDs. (a) WGs/GCs, (b) Ge QD microdisk, and (c) Ge QD PIN PD. Key process modules for the integration including (1) poly-SiGe pillar array over SiN, (2) Ge QDs array, (3) Active-area definition for WG, μ -disk, and PD, (4) Isolation of WG, μ -disk, and PD using TMAH etching, and (5) p-i-n PDs and GCs.

900 °C within an H_2O ambient preferentially converted the Si content of poly-SiGe pillars to capping layers of SiO_2 . During the selective oxidation of poly-SiGe pillars, released Ge ultimately coalesces into a single Ge QD with a diameter of 50 nm per oxidized pillar. Following the formation of self-organized Ge QD/capping SiO_2 arrays, LPCVD- SiO_2 layers were deliberately deposited to fill in gaps between the oxidized pillars and then etched back for the planarization of Ge QD array

[Fig. 2(b-2) and (c-2)]. Ultimately, the thickness of the remaining SiO₂ layer over Ge QD arrays is 25 nm [Fig. 1(b)]. The resulting Ge QD arrays are readily applicable for the fabrication of Si₃N₄-embedded Ge-QD μ -disk light emitters and PDs.

B. Active-Areas Definition for μ -Disks, PDs, and WGs

A 280-nm-thick, LPCVD Si₃N₄ layer was deposited over the Ge QDs/SiO₂ array, forming the core materials of both μ -disks and WGs. Subsequently, the active areas of Si₃N₄-embedded Ge QDs μ -disks, Si₃N₄-embedded Ge QDs PDs, and Si₃N₄ bus WGs with linear taper evanescent-wave coupled to PDs [Fig. 2(a-3), (b-3), and (c-3)] were produced using EBL in combination with CHF₃-based two-step plasma etching processes. That is, the first-etching process of CHF₃/CH₄/Ar plasma removes 280-nm-thick Si₃N₄ and 75-nm-thick SiO₂ layers followed by the second-etching process of CHF₃ plasma etching away 12-nm-thick, condensed Ge and 18-nm-thick, buffer Si₃N₄ layers. Next, a 20-nm-thick Si₃N₄ layer was conformally deposited and then directly etched back using CHF₃ plasma to wrap all around the fabricated photonic devices.

C. Isolation and Formation of Cantilevered Kylix μ -Disks

Following the production of active areas for μ -disks, PDs, and WGs, the Si layer in-between devices was removed by dipping in 2.38% tetramethyl ammonium hydroxide (TMAH, C₄H₁₃NO) solution at 75 °C for few minutes since TMAH etching on Si has high etching selectivity to SiO₂ and Si₃N₄ and has high compatibility with the CMOS fabrication processes [25]. Concurrent with the device isolation [Fig. 2(a-4), (b-4), and (c-4)], the underlying Si layers of fabricated devices were partially etched within the SOI substrates as a result of TMAH anisotropic etching, thus, particularly forming Si pedestals supporting the cantilevered Kylix (upward-bending) μ -disks [Fig. 2(b-4)] A postanneal process at 900 °C for 30 min densified Si₃N₄ in terms of a reduction in thickness from 280 nm of as-deposited Si₃N₄ to 230 nm of densified Si₃N₄ layers.

D. Formation of p-i-n Implantation and Grating Coupler

Sequential lithographic-patterning and plasma etching processes are combined with ion implantation of BF₂ ($5 \times 10^{15} \text{ cm}^{-2}$ and 30 keV) and As ($3 \times 10^{15} \text{ cm}^{-2}$ and 30 keV) generating the p⁺- and n⁺-regions, respectively, required for p-i-n PD construction [Fig. 2(c-5.i) and (2c-5.ii)]. Subsequently, rapid-thermal annealing (RTA) at 900 °C for 30 s activated the implanted dopants, forming the adjacent p⁺-Si and n⁺-Si regions that are self-aligned with the Ge QD/Si₃N₄/Si heterostructure. Next, grating-couplers (GCs) at the input terminal of Si₃N₄ WGs were lithographically patterned and etched using CHF₃/CH₄/Ar plasma [Fig. 2(a-5.3)]. Finally, contact and metallization processes completed the device fabrication.

III. RESULTS AND DISCUSSION

A. Ge QD p-i-n Photodetectors

Cross-sectional transmission-electron microscopy (TEM) micrograph [Fig. 3(a)] shows that during the thermal oxidation




Fig. 3. (a) Schematic and TEM micrograph showing sequential lithography in combination with BF₂ and As ion implantation processes for forming self-aligned p⁺-Si/Ge QD/n⁺-Si PDs. (b) Calculated dopant profiles of BF₂ and As ions following RTA at 900 °C for 30 s. (c) 120-nm-wide Ge-QDs array.

process for forming Ge QDs, our Ge QDs are indeed able to decompose the solid layer of buffer Si₃N₄, migrate through the entire layer of Si₃N₄, and ultimately get in touch with the Si layer in the solid state. Concurrent with the QD penetration, a \sim 2-nm-thick, conformal shell of SiO₂ is simultaneously formed and separates the penetrating Ge QD from surrounding layers of Si₃N₄ and Si. Our extensive TEM and energy dispersive X-ray spectroscopy (EDS) observations have already elucidated the fundamental mechanisms responsible for the Ge QD migration within the Si-containing layers as well as the formation of the SiO₂ shell surrounding the penetrating Ge QD [16], [18]. In addition, our as-formed Ge QD comes automatically embedded within a 75-nm-thick and 120-nm-wide thermally grown layer of SiO₂ by virtue of the selective oxidation of the Si content of the original poly-SiGe pillar as shown in Fig. 3(a). The growing SiO₂ layer encapsulating Ge QDs not only provides passivation but also serves as inherent hard masks for enduring the subsequent co-ion implantation of BF₂ and As, respectively, for forming p⁺-Si and n⁺-Si regions adjacent to the Ge QDs array.

Calculated doping profiles of BF₂ and As using TCAD simulation [Fig. 3(b)] show that following a subsequent RTA process, p⁺-Si and n⁺-Si regions nearly self-align with the Ge QD array. Fig. 3(c) shows that an intrinsic Ge QD region as thin as 120 nm was produced due to the fabrication advantage of the growing SiO₂ layer being able to endure co-ion implantation of BF₂ and As. Our approach for fabricating Ge-QD p-i-n PDs eliminates the need of high-resolution EBL for controlling the overlay alignment and complicated chemical-mechanical polishing (CMP) processes required by Lische et al. [26], in which an extremely high overlayer accuracy of <10 nm and multiple CMP processes are required for producing a 100–120-nm Ge-fin laterally sandwiched between doped p⁺-Si and n⁺-Si regions as well as Si nano-WGs.

To directly gain insight on photosensitivity of our proposed Ge-QD PDs, we have also fabricated normal-incidence Ge-QD p-i-n PDs with no top SiN WGs. Fig. 4(a) and (b) shows




Fig. 4. I - V characteristics of Ge-QD p-i-n PDs with L/W of 0.12/50 μm measured in the dark and under (a) and (c) 850- as well as (b) and (d) 1550-nm illuminations at 300 and 77 K, respectively.




Fig. 5. Power-dependent (a) V_{OC} and (b) photoresponsivity of Ge-QD p-i-n PDs under 850- and 1550-nm illuminations at 300 and 77 K. (c) Frequency response under 850-nm illumination at 300 K.

that Ge-QD p-i-n PDs exhibit low dark current density of 0.3 mA/cm² at -0.5 V and 300 K, which is much lower than that of >10 mA/cm² for p-i-n PDs with Ge films grown by using either direct deposition [27] or selective-area heteroepitaxy [28]. Measured dark current density of our Ge-QD p-i-n PDs is comparable to that (0.25 mA/cm²) of PDs with Ge films grown on top of 10- μm -thick SiGe compositionally graded buffer layers [29], which is unfortunately too thick to be integrated with Si-based electronic circuits. Another important finding of notes is that lowering temperature from 300 to 77 K results in a large reduction in dark current by three orders (<0.16 $\mu\text{A}/\text{cm}^2$ at 77 K in Fig. 4(c) and (d)) in magnitude. The fact of very low dark current of Ge-QD p-i-n PDs is a testament to high-degree crystalline quality in our Ge-QDs that are surrounded by a thin SiO₂ shell, suggesting the detectivity of our Ge-QD p-i-n PDs for sensing low-level illuminations.

It is clearly seen from Fig. 4 that normal incidence of 850- and 1550-nm illuminations produces considerable photocurrent accompanied by a positive shift in open-circuit voltage (V_{OC}), leading to a significant photocurrent gain at zero bias (0 V). It is important to note that lowering temperature increases V_{OC} from 0 to 0.4 V at 300 K to 0.4–0.7 V at 77 K [Fig. 5(a)] and enhances photocurrent linearity as evidenced by a wide dynamic range of




Fig. 6. (a) Plan-view SEM, (b) cross-sectional TEM, and (c) EDS mapping micrographs of top Si₃N₄ WGs with a GC and linear taper. (d) Simulated plan-view TE modes for Si₃N₄ WG/SiO₂ cladding with SiN thickness of 300 nm. (e) Absorption as a function of PD length from 0.12- to 2.4- μm -wide WGs evanescent-wave coupled to Ge-QD PDs.

photoresponsivity ($\mathfrak{R} = 0.2$ mA/W at 850 nm and 0.15 $\mu\text{A}/\text{W}$ at 1550 nm) invariant with an incident optical power (P_{IN}) of 1 nW–10 mW at 77 K [Fig. 5(b)]. Not only dark current but also photocurrent is reduced in magnitude by lowering temperature from 300 to 77 K. This is because both generation–recombination processes and absorption coefficient [30] are reduced simultaneously at low temperatures, leading to an enhancement in photocurrent gain but a reduction in photoresponsivity. Dash and Newman [30] have reported that decreasing temperature from 300 to 77 K, absorption coefficient of bulk Ge at 1550 nm appears to have a large reduction from 320 to 7.0 cm⁻¹, whereas a slight decrease in absorption coefficient from 3160 to 2220 cm⁻¹ is measured at 850 nm. 3-dB frequencies ($f_{3\text{dB}}$) of 2.2 and 12 GHz are achievable at zero bias and E -field of 10⁵ V/cm, respectively [Fig. 5(c)].

B. Top SiN-Waveguides With Grating Coupler and Linear Taper

Fig. 6(a)–(c) shows the densified SiN top-WGs with thickness/width/length of 230 nm/2–4 μm /50–150 μm . GC of period/spacing = 1.1 μm /480 nm [Fig. 6(a)] in combination with linear WG taper (length of 30 μm and width changing from 4 to 0.12–2.4 μm) is fabricated to couple the light from optical fiber to GCs and couple the WG to Ge PDs, respectively [Fig. 6(d)]. It is clearly seen from EDS mapping micrograph in Fig. 6(c) that below the top SiN WGs, there are 75-nm-thick SiO₂ and 10-nm-thick condensed Ge layers generated by virtue of the thermal oxidation of 60-nm-thick poly-Si_{0.85}Ge_{0.15} layer over 18-nm-thick buffer Si₃N₄ on top of SOI substrates with a 200-nm-thick Si layer. In this way, we demonstrated an evanescent-wave coupling structure for SiN/Ge/Si-waveguided Ge PDs [Fig. 1(a)].




Fig. 7. (a) Plan-view and (b) and (c) cross-sectional SEM/TEM micrographs of a single 5-/3- μm Si₃N₄-embedded Ge-QD μ -disk with SiN bus-WG. (d) and (e) Cross-sectional/plan-view TEM/SEM micrographs of 3×3 Si₃N₄-embedded Ge-QD μ -disks array with SiN-bus WG.

We analyzed transverse electric-field (TE) mode of fabricated SiO₂-wrapped SiN/Ge/Si WGs using commercially available, 3-D simulation software, COMSOL Multiphysics. Fig. 6(d) shows the plan-view, calculated E -field distribution along the WG taper with the width linearly changing from 4 to 2.4 μm , within which TE modes are well confined for 1550-nm light propagation. Our simulation also shows TE modes spreading to cladding SiO₂ when WGs become narrow (0.12–0.6 μm). Fig. 6(e) shows that over 95% absorption from WGs evanescent-wave coupled to Ge-QD PDs is achievable when the WG width (i.e., the absorption width of the Ge QD PDs) is larger than 1.2 μm and the PD length is longer than 10–20 μm .

C. Ge QD/Si₃N₄ μ -Disk Light Emitters

Our technique of Si₃N₄-embedded Ge QDs is readily applicable for the fabrication of Si₃N₄-embedded Ge-QD μ -disk light emitters integrated with bus WGs. μ -disk light sources enable in-plane photonic integration due to the fact that radiation from the strongly confined whispering-gallery cavity modes (WGMs) around the disk resonators allows easy coupling of emitted light with bus WGs.

Plan-view [Fig. 7(a)] and cross-sectional [Fig. 7(b)] scanning-electron microscopy (SEM) micrographs show a single cantilevered, Si₃N₄-encapsulated Ge QDs μ -disk with a diameter of 5 μm being supported over SOI substrates by multifaceted Si pedestals. The faceted Si pedestals [Fig. 7(a)] were produced by TMAH etching that has highly anisotropic etch rates exposing slower etching crystal planes of Si. TMAH etches the (100), (110), and (311) crystalline planes of Si much faster than the (111) planes, which form the residual facet habits. [31] The resulting Kylix (bent-up cup-like) μ -disk is partially released from the underlying SOI substrate with a 200–230-nm-thick and 580-nm-wide air gap [Fig. 7(b)]. The upward-bending periphery of the cantilevered μ -disk induces




Fig. 8. Simulated TE modes for single Ge QDs/Si₃N₄ μ -disks with diameters of (a) and (c) 5 and (b) 3 μm , and for (d) array of 3×3 μ -disks with a diameter of 3 μm and interdisk spacing of 300 nm.

a tensile stress within the Si₃N₄-embedded Ge QDs. In this way, excited Ge QD luminescence is effectively confined within the high refractive-index contrast, Si₃N₄-embedded Ge QDs/SiO₂ μ -disk heterostructure ($\epsilon_{\text{Ge QD}} = 4.3$, $\epsilon_{\text{SiN}} = 2$, and $\epsilon_{\text{silicon oxide}} = 1.46$) for ultimately achieving low-threshold luminescence.

We have also advanced the fabrication of bus-waveguided 3×3 μ -disks array with a disk diameter of 3 μm and interdisk spacing of 250 nm [Fig. 7(c)–(e)] to improve radiative transfer between neighboring disks. An important finding of notes from Fig. 7(c) is that the upward bending of disk periphery in 3×3 μ -disks array appears to be much enhanced in comparison to that of a single, isolating 5- μm -diameter μ -disk. This is because TMAH etching on Si is not only anisotropic but also has strong dependency on geometrical conditions of exposed Si patterns, such as size, morphology, and interspacing [32]. For instance, the extent (~ 580 nm) of Si undercut below a single 5- μm μ -disk [Fig. 7(b)] is reduced as compared to that (~ 850 nm) of Si undercut underneath 3- μm -diameter disk [Fig. 7(c)]. Such a pattern-dependency of TMAH etching on Si is further exemplified in the case of SiN bus WGs, below which very small Si undercut of 0.14 μm is produced [Fig. 7(d)] and primarily determined by the slow etch rate of (111) planes.

TEM observation shows the presence of air gaps in-between the bus WG and μ -disks [Fig. 7(d)], possibly originating from artifacts caused by TEM sample preparation and/or poor conformity of passivation oxide layers. We expect to eliminate air gaps by suitably adjusting process parameters for depositing passivation oxide layers in order to improve coupling efficiency between the bus WG and μ -disks.

Both diameters of μ -disks and Ge QDs are important parameters influencing the ultimate lasing threshold, number of cavity modes, resonance positions, and optical confinement. Optimal design for coupling light emission from the Ge QDs and resonant modes of the μ -disk optical cavities is essential for enhancing Q factors. We calculated TE profiles and polarized modes of cantilevered, 200-nm-thick Ge QDs/Si₃N₄ μ -disks with diameters of 5 and 3 μm . The circular distribution of TE spots suggests that the Ge QD/Si₃N₄ μ -disks operate in the WGM regime. It is clearly seen that photon leakage out of the 5- μm disks [Fig. 8(a)] is




Fig. 9. I - V characteristics of Ge-QD p-i-n PDs with L/W of 2.4/50 μm measured at 300 K under illuminations at (a) and (c) 850 and (b) and (d) 1550 nm through 50- μm -long WGs/coupled to bus WG tapers that are in close proximity to Ge-QD μ -disks.

suppressed due to stronger optical confinement as compared to the case of 3- μm disks [Fig. 8(b)]. Within the 5- μm disks, however, not only the number of WGMs along the disk edge increases but also Fabry–Perot (FP) cavity modes in the center of disks become significant [Fig. 8(c)] due to the resonance formed by light propagation radially within the disk and reflection at the opposite edges of the disk. The 3- μm μ -disks indeed reduce the FP mode number due to their smaller sizes/mode volumes but have considerable radiative loss via evanescent fields spreading to regions outside the disks [Fig. 8(b)], degrading the Q -factors. To improve light confinement within 3- μm μ -disks, we have designed 3×3 μ -disks array with a disk diameter of 3 μm and interdisk spacing of 100–300 nm since a geometric configuration of μ -disk arrays [33], [34] has been proposed to facilitate near-field optical coupling and radiative transfer between neighboring μ -disks. Fig. 8(d) shows that the TE spots for all 3- μm -diameter μ -disks become brighter and more focused than that in a single μ -disk with 3 μm diameter, and in particular, the intensity of TE spots is much enhanced at the boundaries between disks due to strong interdisk coupling.

D. On-Chip Detection of SiN/Ge/Si WGs and Ge QD μ -Disk Light Emission

Our design allows on-chip detection of light emission from Ge-QD/SiN μ -disks and propagation loss within SiN/Ge/Si WGs using the integrated Ge-QD PDs [Fig. 1(a)]. Fig. 9(a) and (b) shows the typical I - V characteristics of waveguided Ge-QD p-i-n PDs with L/W of 2.4/50 μm under illumination at 850 and 1550 nm via 50- μm -long WGs.

In this work, studied WG lengths of 50–150 μm might be too short to ignore the coupling loss effect of GCs, leading to propagation loss being possibly overestimated. Estimated propagation losses of our WGs at 850 and 1550 nm are 512 and 38 dB/cm, respectively, which are relatively large in comparison to the values of 4.5–1.5 dB/cm for 1550-nm illumination in 10- μm -wide SiN WGs with a thickness




Fig. 10. Simulated cross-sectional TE profiles for (a) 230- and (b) 350-nm-thick Si_3N_4 WGs on top of 75-nm-thick SiO_2 cladding and 200-nm-thick Si WGs and (c) 230- and (d) 350-nm-thick Si_3N_4 WGs on top of 75-nm-thick SiO_2 cladding and 30-nm-thick Si WGs, showing thickness-dependent optical confinement of hybrid $\text{Si}_3\text{N}_4/\text{Si}$ WGs. (e) Estimated confinement efficiency of composite WG structures of $\text{Si}_3\text{N}_4/\text{SiO}_2$ cladding/Ge/SiN/Si as a function of Si_3N_4 and Si thicknesses.

of 250–500 nm reported by Melchiorri et al. [35]. This is because below top SiN WGs, there indeed comprises a 75-nm-thick SiO_2 , 10-nm-thick Ge, 18-nm-thick buffer SiN, and 200-nm-thick Si layers on top of a 400-nm-thick BOX layer. Simulated cross-sectional optical TE modes distribution of the composite SiN/Ge/Si WG structures is shown in Fig. 10. It is clearly seen that most of the WG modes occur to the bottom, 200-nm-thick Si layers [Fig. 10(a) and (b)], whereas the optical field is confined within SiN and Ge/Si layers when the underlying Si layer is thinned to 30 nm in thickness [Fig. 10(c) and (d)]. A bottom Si layer and top SiN layers form a hybrid WG structure, in which the mode field could be engineered and primarily confined within top SiN WGs by increasing the thickness of top SiN layers greater than 300 nm and thinning the underlying Si layer [Fig. 10(e)]. Ultrathin Si-padded Si_3N_4 WGs consisting of a 30-nm-thick Si slab underneath a 220-nm-thick Si_3N_4 strip separated by a 200-nm-thick SiO_2 layer have been reported, demonstrating WG propagation loss of 0.055 dB/cm at 1310 nm [36]. Hong et al. [37] have reported thickness dependency on coupling efficiency of SiN GCs and observed that optimal coupling efficiency is achievable in the SiN thickness of 300–350 nm. Our simulation shows that optical confinement within the top SiN WG significantly improves when its thickness is greater than 300 nm, below which confinement efficiency drops because optical modes extend to regions outside SiN layers.

In fact, our Ge QD approach is essentially based on the thermal oxidation of poly-SiGe lithographically patterned structures on top of buffer SiN layers. Therefore, the thickness of the Si layer on top of SOI substrate could be reduced as thin as possible. We have already experimentally demonstrated that Ge QDs could be produced on top of 20-nm-thick Si layers on SOI substrates [18], [38]. Therefore, we expect to improve propagation loss in our SiN/Si WGs by increasing the SiN thickness from 230 to 350 nm, thinning the underlying Si




Fig. 11. Dependence of emission intensity in terms of photocurrent of Ge QD PDs versus optical pumping power showing thresholds for both single Ge-QD/SiN μ -disks and arrays of 3×3 Ge-QD/SiN μ -disks at $T =$ (a) 300, (b) 200, (c) 140, and (d) 77 K. (e) Temperature dependency of thresholds for light emission from single and arrays of 3×3 Ge-QD/SiN μ -disks.

layers to less than 30 nm, and increasing the BOX thickness to more than 2 μm .

Fig. 9(c) and (d) shows the photocurrent of Ge-QD p-i-n PDs coupled to bus WG tapers that are in close proximity to a single Ge-QD μ -disk and an array of 3×3 Ge-QD μ -disks under variable power 850 nm and 1550 illumination, respectively. Fig. 11(a) shows that at room temperature, threshold power densities of 0.6 and 0.9 kW/cm^2 for optically pumped light emission are achievable within an array of 3×3 Si₃N₄-embedded Ge-QD μ -disks and a single Si₃N₄-embedded Ge-QD μ -disk, respectively. Both of these threshold power values are lower (by 3–5 fold) than the 3- kW/cm^2 threshold power density required for optically pumped lasing in highly strained Ge nanowires [39]. Another important finding of notes is that threshold power densities for a single Ge-QD/SiN μ -disk are nearly invariant with temperature in the range of 77–300 K, whereas a large increase in threshold power densities was observed for an array of 3×3 Si₃N₄-embedded Ge-QD μ -disks by decreasing temperature from 200 to 77 K. Detailed analysis on the temperature dependence of threshold power density for light emission from Ge-QD/SiN μ -disks array is ongoing.

IV. CONCLUSION

An ingenious combination of lithography and self-assembled growth has allowed accurate control over the geometric conditions of our “designer” Ge QDs with high-temperature thermal stability. This significant fabrication advantage has opened up the possibility of 3-D integration of top-SiN waveguided Ge photonics for on-chip ultrafine sensing and optical interconnect applications.

REFERENCES

- [1] S. Y. Siew et al., “Review of silicon photonics technology and platform development,” *J. Lightw. Technol.*, vol. 39, no. 13, pp. 4374–4389, Jul. 1, 2021, doi: [10.1109/JLT.2021.3066203](https://doi.org/10.1109/JLT.2021.3066203).
- [2] V. Stojanović et al., “Monolithic silicon-photonics platforms in state-of-the-art CMOS SOI processes,” *Opt. Exp.*, vol. 26, no. 10, pp. 13106–13121, May 2018, doi: [10.1364/OE.26.013106](https://doi.org/10.1364/OE.26.013106).

- [3] K. C. Saraswat, “Silicon compatible optical interconnect and monolithic 3-D integration,” in *IEDM Tech. Dig.*, Dec. 2020, p. 32, doi: [10.1109/IEDM13553.2020.9372100](https://doi.org/10.1109/IEDM13553.2020.9372100).
- [4] D. Liang and J. E. Bowers, “Recent progress in lasers on silicon,” *Nature Photon.*, vol. 4, pp. 511–517, Aug. 2010, doi: [10.1038/nphoton.2010.167](https://doi.org/10.1038/nphoton.2010.167).
- [5] V. Reboud et al., “Germanium based photonic components toward a full silicon/germanium photonic platform,” *Prog. Crystal Growth Characterization Mater.*, vol. 63, no. 2, pp. 1–24, May 2017, doi: [10.1016/j.pcrysgrow.2017.04.004](https://doi.org/10.1016/j.pcrysgrow.2017.04.004).
- [6] J. Chiles and S. Fathpour, “Silicon photonics beyond silicon-on-insulator,” *J. Opt.*, vol. 19, no. 5, Apr. 2017, Art. no. 053001, doi: [10.1088/2040-8986/aa5f5e](https://doi.org/10.1088/2040-8986/aa5f5e).
- [7] D. J. Blumenthal, R. Heideman, D. Geuzebroek, A. Leinse, and C. Roeloffzen, “Silicon nitride in silicon photonics,” *Proc. IEEE*, vol. 106, no. 12, pp. 2209–2231, Dec. 2018, doi: [10.1109/JPROC.2018.2861576](https://doi.org/10.1109/JPROC.2018.2861576).
- [8] S. Kim et al., “Dispersion engineering and frequency comb generation in thin silicon nitride concentric microresonators,” *Nature Commun.*, vol. 8, pp. 1–8, Aug. 2017, doi: [10.1038/s41467-017-00491-x](https://doi.org/10.1038/s41467-017-00491-x).
- [9] H. E. Dirani et al., “Annealing-free Si₃N₄ frequency combs for monolithic integration with Si photonics,” *Appl. Phys. Lett.*, vol. 113, Aug. 2018, Art. no. 081102, doi: [10.1063/1.5038795](https://doi.org/10.1063/1.5038795).
- [10] X. Ji, S. Roberts, M. Corato-Zanarella, and M. Lipson, “Methods to achieve ultra-high quality factor silicon nitride resonators,” *APL Photon.*, vol. 6, no. 7, Jul. 2021, Art. no. 071101, doi: [10.1063/5.0057881](https://doi.org/10.1063/5.0057881).
- [11] Y. Maeda, N. Tsukamoto, Y. Yazawa, Y. Kanemitsu, and Y. Masumoto, “Visible photoluminescence of Ge microcrystals embedded in SiO₂ glassy matrices,” *Appl. Phys. Lett.*, vol. 59, no. 24, pp. 3168–3170, Dec. 1991, doi: [10.1063/1.105773](https://doi.org/10.1063/1.105773).
- [12] S. K. Ray, S. Maikap, W. Banerjee, and S. Das, “Nanocrystals for silicon-based light-emitting and memory devices,” *J. Phys. D, Appl. Phys.*, vol. 46, no. 15, Mar. 2013, Art. no. 153001, doi: [10.1088/0022-3727/46/15/153001](https://doi.org/10.1088/0022-3727/46/15/153001).
- [13] C. Zeng et al., “Single germanium quantum dot embedded in photonic crystal nanocavity for light emitter on silicon chip,” *Opt. Exp.*, vol. 23, no. 17, pp. 22250–22261, Aug. 2015, doi: [10.1364/OE.23.022250](https://doi.org/10.1364/OE.23.022250).
- [14] M. H. Kuo, C. C. Wang, W. T. Lai, T. George, and P. W. Li, “Designer Ge quantum dots on Si: A heterostructure configuration with enhanced optoelectronic performance,” *Appl. Phys. Lett.*, vol. 101, no. 22, Nov. 2012, Art. no. 223107, doi: [10.1063/1.4768292](https://doi.org/10.1063/1.4768292).
- [15] M. H. Kuo et al., “Designer germanium quantum dot phototransistor for near infrared optical detection and amplification,” *Nanotechnology*, vol. 26, no. 5, Jan. 2015, Art. no. 055203, doi: [10.1088/0957-4484/26/5/055203](https://doi.org/10.1088/0957-4484/26/5/055203).
- [16] K.-H. Chen, C.-C. Wang, T. George, and P.-W. Li, “The role of Si interstitials in the migration and growth of Ge nanocrystallites under thermal annealing in an oxidizing ambient,” *Nanoscale Res. Lett.*, vol. 9, no. 1, Dec. 2014, doi: [10.1186/1556-276X-9-339](https://doi.org/10.1186/1556-276X-9-339).
- [17] K. H. Chen, C. C. Wang, T. George, and P. W. Li, “The pivotal role of SiO formation in the migration and ostwald ripening of Ge quantum dots,” *Appl. Phys. Lett.*, vol. 105, no. 12, Sep. 2014, Art. no. 122102, doi: [10.1063/1.4896504](https://doi.org/10.1063/1.4896504).
- [18] T. George, P. W. Li, K. H. Chen, K. P. Peng, and W. T. Lai, “‘Symbiotic’ semiconductors: Unusual and counter-intuitive Ge/SiO interactions,” *J. Phys. D, Appl. Phys.*, vol. 50, no. 10, Feb. 2017, Art. no. 105101, doi: [10.1088/1361-6463/aa59ab](https://doi.org/10.1088/1361-6463/aa59ab).
- [19] K. P. Peng et al., “Self-organized pairs of Ge double quantum dots with tunable sizes and spacings enable room-temperature operation of qubit and single-electron devices,” in *IEDM Tech. Dig.*, Dec. 2019, pp. 895–898, doi: [10.1109/IEDM19573.2019.8993440](https://doi.org/10.1109/IEDM19573.2019.8993440).
- [20] I.-H. Wang, P.-Y. Hong, K.-P. Peng, H.-C. Lin, T. George, and P.-W. Li, “The wonderful world of designer Ge quantum dots,” in *IEDM Tech. Dig.*, Dec. 2020, pp. 841–844, doi: [10.1109/IEDM13553.2020.9372027](https://doi.org/10.1109/IEDM13553.2020.9372027).
- [21] P. H. Liao et al., “Self-organized gate stack of Ge nanosphere/SiO₂/Si_{1-x}Ge_x enables Ge-based monolithically-integrated electronics and photonics on Si platform,” in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 157–158, doi: [10.1109/VLSIT.2018.8510695](https://doi.org/10.1109/VLSIT.2018.8510695).
- [22] Y. H. Kuo et al., “Nitride-stressor and quantum-size engineering in Ge quantum-dot photoluminescence wavelength and exciton lifetime,” *Nano Future*, vol. 4, no. 1, Mar. 2020, Art. no. 015001, doi: [10.1088/2399-1984/ab794d](https://doi.org/10.1088/2399-1984/ab794d).
- [23] C. Y. Chien, W. T. Lai, Y. J. Chang, C. C. Wang, M. H. Kuo, and P. W. Li, “Size tunable Ge quantum dots for near-ultraviolet to near-infrared photosensing with high figures of merit,” *Nanoscale*, vol. 6, no. 10, pp. 5303–5308, 2014, doi: [10.1039/c4nr00168k](https://doi.org/10.1039/c4nr00168k).

- [24] C. H. Lin, P. Y. Hong, B. J. Lee, H. C. Lin, T. George, and P. W. Li, "Monolithic integration of top Si₃N₄-waveguided germanium quantum-dots microdisk light emitters and PIN photodetectors for on-chip ultrafine sensing," in *IEDM Tech. Dig.*, Dec. 2022, pp. 451–454.
- [25] O. Tabata, R. Asahi, H. Funabashi, K. Shimaoka, and S. Sugiyama, "Anisotropic etching of silicon in TMAH solutions," *Sens. Actuators A, Phys.*, vol. 34, no. 1, pp. 51–57, Jul. 1992, doi: [10.1016/0924-4247\(92\)80139-T](https://doi.org/10.1016/0924-4247(92)80139-T).
- [26] S. Lischke et al., "Ultra-fast germanium photodiode with 3-DB bandwidth of 265 GHz," *Nature Photon.*, vol. 15, no. 12, pp. 925–931, Dec. 2021, doi: [10.1038/s41566-021-00893-w](https://doi.org/10.1038/s41566-021-00893-w).
- [27] Z. Zhou, J. He, R. Wang, C. Li, and J. Yu, "Normal incidence p–i–n Ge heterojunction photodiodes on Si substrate grown by ultrahigh vacuum chemical vapor deposition," *Opt. Commun.*, vol. 283, no. 18, pp. 3404–3407, Sep. 2010, doi: [10.1016/j.optcom.2010.04.098](https://doi.org/10.1016/j.optcom.2010.04.098).
- [28] H.-Y. Yu, S. Ren, W. S. Jung, A. K. Okyay, D. A. B. Miller, and K. C. Saraswat, "High-efficiency p-i-n photodetectors on selective-area-grown Ge for monolithic integration," *IEEE Electron Device Lett.*, vol. 30, no. 11, pp. 1161–1163, Nov. 2009, doi: [10.1109/LED.2009.2030905](https://doi.org/10.1109/LED.2009.2030905).
- [29] S. B. Samavedam, M. T. Currie, T. A. Langdo, and E. A. Fitzgerald, "High-quality germanium photodiodes integrated on silicon substrates using optimized relaxed graded buffers," *Appl. Phys. Lett.*, vol. 73, no. 15, pp. 2125–2127, Oct. 1998, doi: [10.1063/1.122399](https://doi.org/10.1063/1.122399).
- [30] W. C. Dash and R. Newman, "Intrinsic optical absorption in single-crystal germanium and silicon at 77 K and 300 K," *Phys. Rev.*, vol. 99, no. 4, pp. 1151–1155, Aug. 1955, doi: [10.1103/PhysRev.99.1151](https://doi.org/10.1103/PhysRev.99.1151).
- [31] J. D. Plummer, M. D. Deal, and P. B. Griffin, *Silicon VLSI Technology*. Englewood Cliffs, NJ, USA: Prentice-Hall, 2000.
- [32] J. Shen, Y. Chen, F. Zhang, D. Zhang, and Y. Gan, "Morphological and crystallographic evolution of patterned silicon substrate etched in TMAH solutions," *Appl. Surface Sci.*, vol. 496, Aug. 2019, Art. no. 143720, doi: [10.1016/j.apsusc.2019.143720](https://doi.org/10.1016/j.apsusc.2019.143720).
- [33] R.-J. Zhang, S.-Y. Seo, A. P. Milenin, M. Zacharias, and U. Gösele, "Visible range whispering-gallery mode in microdisk array based on size-controlled Si nanocrystals," *Appl. Phys. Lett.*, vol. 88, no. 15, Apr. 2006, Art. no. 153120, doi: [10.1063/1.2195712](https://doi.org/10.1063/1.2195712).
- [34] N. Zhang et al., "An array of SiGe nanodisks with Ge quantum dots on bulk Si substrates demonstrating a unique light-matter interaction associated with dual coupling," *Nanosc.*, vol. 11, pp. 15487–15496, May 2019, doi: [10.1039/C9NR00798A](https://doi.org/10.1039/C9NR00798A).
- [35] M. Melchiorri et al., "Propagation losses of silicon nitride waveguides in the near-infrared range," *Appl. Phys. Lett.*, vol. 86, no. 12, Mar. 2005, Art. no. 121111, doi: [10.1063/1.1889242](https://doi.org/10.1063/1.1889242).
- [36] T. A. Nguyen and M. C. Lee, "Ultra-thin Si-padded Si₃N₄ waveguides for low-loss photonics," *Opt. Lett.*, vol. 46, nos. 14–15, pp. 3408–3411, Jul. 2021, doi: [10.1364/OL.433488](https://doi.org/10.1364/OL.433488).
- [37] J. Hong, A. M. Spring, F. Qiu, and S. Yokoyama, "A high efficiency silicon nitride waveguide grating coupler with a multilayer bottom reflector," *Sci. Rep.*, vol. 9, no. 1, pp. 1–8, Sep. 2019, doi: [10.1038/s41598-019-49324-5](https://doi.org/10.1038/s41598-019-49324-5).
- [38] P. H. Liao, K. P. Peng, H. C. Lin, T. George, and P. W. Li, "Single-fabrication-step Ge nanosphere/SiO₂/SiGe heterostructures: A key enabler for realizing Ge MOS devices," *Nanotechnology*, vol. 29, no. 20, Mar. 2018, Art. no. 205601, doi: [10.1088/1361-6528/aab17b](https://doi.org/10.1088/1361-6528/aab17b).
- [39] S. Bao et al., "Low-threshold optically pumped lasing in highly strained germanium nanowires," *Nature Commun.*, vol. 8, pp. 1–7, Nov. 2017, doi: [10.1038/s41467-017-02026-w](https://doi.org/10.1038/s41467-017-02026-w).