ROLLED: <u>Racetrack Memory Optimized</u> Linear Layout and Efficient Decomposition of Decision Trees

Christian Hakert[®], Asif Ali Khan[®], Kuan-Hsun Chen[®], Fazal Hameed, Jeronimo Castrillon[®], *Senior Member, IEEE*, and Jian-Jia Chen, *Senior Member, IEEE*

Abstract—Modern low power distributed systems tend to integrate machine learning algorithms. In resource-constrained setups, the execution of the models has to be optimized for performance and energy consumption. Racetrack memory (RTM) promises to achieve these goals by offering unprecedented integration density, smaller access latency, and reduced energy consumption. However, to access data in RTM, it needs to be *shifted* to the *access port* first. We investigate decision trees and develop placement strategies to reduce the total number of shifts in RTM. Decision trees allow profiling during training, resulting in tree paths' access probabilities. We map tree nodes to RTM so that the total number of shifts is minimal. Concretely, we present two different placement approaches: 1) where tree nodes are closely packed and placed *uniformly* in a single RTM location and 2) where decision tree nodes are *decomposed* to separate RTM blocks. We discuss theoretical cost models for both approaches, we formally prove an upper bound of $4 \times$ for the unified and an upper bound of $12 \times$ for the decomposed organization towards the optimal placement. We conduct a thorough experimental evaluation to compare our algorithms to the state-of-the-art placement strategies Our experimental evaluations show that the <u>unified and decomposed</u> solutions reduce the number of shifts by 58.1% and 80.1%, respectively, leading to a 53.8% and 46.3% reduction in the overall runtime and 52.6% and 61.7% reduction in the energy consumption, compared to a naive baseline.

Index Terms—Non-volatile memory, decision tree, optimal linear ordering, racetrack memory

1 INTRODUCTION

The rise of non-volatile memories (NVMs) as SRAM and DRAM competitive memory technologies allows systems to benefit from their richer densities, lower per-bit cost and energy consumption and comparable access latencies. Especially in battery-powered embedded systems, maintenance cycles can be significantly increased by carefully exploiting the advantages of NVMs and reduce the overall system energy consumption. An important application for

 Jian-Jia Chen is with the Design Automation of Embedded Systems, TU Dortmund, 44227 Dortmund, Germany. E-mail: jian-jia.chen@cs.tu-dortmumd.de.

Manuscript received 16 September 2021; revised 1 July 2022; accepted 20 July 2022. Date of publication 8 August 2022; date of current version 7 April 2023. This work was supported in part by Deutsche Forschungsgemeinshaft (DFG), through the project OneMemory under Grant 405422836, in part by SFB876 A1 under Grant 124020371, in part by DART-HMS under Grant 437232907, in part by TraceSymm under Grant 366764507, and in part by CO4RTM under Grant 450944241.

(Corresponding author: Christian Hakert.)

Recommended for acceptance by R. Wang.

This article has supplementary downloadable material available at https://doi. org/10.1109/TC.2022.3197094, provided by the authors. Digital Object Identifier no. 10.1109/TC.2022.3197094 low power computing "on the edge" is data processing and gathering, e.g., for distributed sensor nodes. Such setups can be improved by executing machine learning models already on the edge. One popular candidate for resourceconstrained and efficient classification models are decision trees, since they do not require complex arithmetic operations and are highly configurable with only a few parameters. Assuming a decision tree should be executed on the edge to classify data points on the fly, the memory layout of the decision tree has to be carefully considered to achieve both energy efficiency and performance optimization.

Racetrack memory (RTM) is a new class of NVM, which features high integration density, low unit cost, and low energy consumption at the cost of access pattern specific *shift* latencies [1]. In RTM, data cannot be randomly accessed; it needs to be *shifted* to an access port first before it can be read out. The distance, i.e., how far the data needs to be shifted, defines the additional *shift* latency. Researchers target the problem of optimally mapping data structures to RTM, with respect to the shift latency by proposing placement heuristics, since exhaustively searching for the optimal placement is often not feasible [2], [3]. The heuristics usually profile the access probabilities of the data objects either in advance or during runtime. The major shortcoming of such placement heuristics is that they treat all data objects equally and, therefore, consider all data objects possibly being accessed pairwise consecutively.

A single cell in RTM is a magnetic nanowire equipped with one or more access ports and can store up to 100 data bits. The nanowires are grouped into *domain block clusters* (DBCs) that allow accessing all bits of a data word in parallel.

Christian Hakert, Asif Ali Khan, and Jeronimo Castrillon are with the Department of Computer Science, Technische Universitat Dortmund, 44227 Dortmund, Germany. E-mail: christian.hakert@tu-dortmund.de, {asif_ali.khan, jeronimo.castrillon}@tu-dresden.de.

[•] Kuan-Hsun Chen is with Informatik 12, TU-Dortmund, 44227 Dortmund, Germany. E-mail: k.h.chen@utwente.nl.

[•] Fazal Hameed is with the Department of Electrical Engineering, Institute of Space Technology, Islamabad 44000, Pakistan. E-mail: fazal.hameed@ist.edu.pk.

The RTM array then consists of multiple DBCs, where each DBC has multiple locations. The selection of a target DBC in RTM requires no shifting and allows random accessing while accessing DBC locations is still sequential and requires shift operations. This provides an additional tuning knob, i.e., how data objects are placed within DBCs to minimize the necessary shifts and how they are distributed across DBCs. Existing optimization approaches to reduce the shift overhead try to find relations and dependencies between data objects and try to place such objects close together in order to reduce the shift overhead. As these approaches however have to assume a very generic structure of data objects, achieving optimality is likely not feasible.

Hence, we study domain specific placement approaches for decision trees in this paper, which assume a more concrete and simpler structure of the data objects, limited to the structure of binary trees. We investigate two strategies for organizing decision trees across racetrack DBCs. In the first approach, we place the entire decision tree into a single DBC [4]. The width of the DBC is chosen such that a single position contains an entire node of the decision tree. This approach uses the decision tree nodes' probabilities but considers the nodes themselves as black boxes.

The decision tree node data structure consists of pointers to child nodes (two in the case of binary trees) and the node data (the split decision value). In every iteration of the tree traversal, only one child's pointer needs to be retrieved from the RTM. However, since all elements in the unified node are tightly coupled, the entire DBC is shifted to retrieve a particular node. The second approach uses this observation to decouple the pointer and data elements and store them in separate DBCs, resulting in a split value DBC, a left pointer DBC, and a right pointer DBC. This decomposition enables accessing RTM at the DBC granularity, thereby avoiding unnecessary shifts. For instance, if the tree is traversed towards the left child, only the split value and the left pointer DBCs need to be shifted, and the right pointer DBC remains unaffected.

The unified and decomposed approaches impose different costs in terms of required racetrack shifts during the traversal of the decision trees. We develop theoretical cost models that allow further argumentation and discussion about optimal solutions for the placement problem. We introduce a domain-specific placement algorithm and compare it to the optimal placements for both approaches. For both cases, we also proof and find upper bounds, i.e., we make sure that our placement algorithm delivers a solution that never requires more than $4 \times$ the number of shifts of an optimal solution on the unified organization. For the decomposed organization, we prove that our placement algorithm does not cause more than $12 \times$ the number of shifts an optimal solution would cause. We further prove that any specific placement on the unified organization cannot cause more than $3 \times$ shifts on the decomposed organization.

In addition to the theoretical proofs and reasoning, we conduct a thorough experimental evaluation to compare the unified and decomposed approaches and our domain-specific placement algorithm to the state-of-the-art RTM placement algorithms. We compare the different solutions in terms of shift operations, runtime, and energy consumption. Concretely, we make the following contributions:




Fig. 1. System memory architecture.

- A unified and a decomposed nodes' organization approach for decision trees on racetrack memory, including their formal cost models.
- A domain-specific placement algorithm for decision trees, including formal proofs of the upper bound towards the optimal solution on both organization approaches.
- Experimental evaluation and comparison to state-ofthe-art methods, including end-to-end latency and energy evaluation.

2 SYSTEM MODEL AND PROBLEM DEFINITION

In this work, we target low-power embedded systems for machine learning inference. A typical scenario for such systems could be the deployment of battery-powered sensor nodes. Instead of transmitting the raw sensor data via radio transmission, the system could locally perform the model inference and only submit the derived result, thereby considerably saving transmission energy. The target system is assumed to be equipped with a simple CPU core (e.g., few MHz clock rate), a small main memory (e.g., SRAM or DRAM) and integrated RTM scratchpad memory. The RTM scratchpad is assumed to not be covered by further caches and directly serve requests from the CPU core. The system architecture is illustrated in Fig. 1. Mapping the RTM scratchpad to a certain memory location may reduce the average access latency, the energy consumption for accesses to that memory location can be drastically reduced. This work assumes that the decision tree model is mapped to this RTM scratchpad memory, so the access patterns of the tree nodes determine the access latency and energy consumption. This work further assumes that the execution of a single decision tree is not parallelized across multiple cores, since parallelism in random forests is usually achieved by executing different trees on different cores in parallel.

2.1 Decision Tree and Probabilistic Model

In this work, we consider *Decision Trees* as the inference model, where the leaf nodes contain the prediction values of the model under supervised learning. The input data is classified by its values for a fixed amount of features. Each inner node in the decision tree compares exactly one feature value from the input data with a fixed split value, deciding if the inference goes further to the left or the right child. Decision trees are a famous inference model for resource constrained machine learning. Furthermore, decision trees, in contrast to graph based networks, allow a probabilistic view on required data objects for the execution.

Each tree consists of nodes $N = \{n_0, n_1, \dots, n_{m-1}\}$, divided into inner nodes N_i and leaf nodes N_l with $N = N_i \cup N_l$ and $N_i \cap N_l = Oslash$; n_0 is the root node. Each



Fig. 2. RTM cell structure.

node $n_x \in N \setminus \{n_0\}$ has exactly one parent node $P(n_x)$. Each node consists of three values: a split value, a pointer to the left child, and a pointer to the right child. In the unified organization, the entire node is mapped to a single array element in a consecutive array of size m. In the decomposed organization approach, we place each component of a node into a separate array, resulting in three arrays of size m. The indices of all components of a node in different DBCs, however, have to be synchronized. If the split value of node n_x is stored at index i, its corresponding left and right pointer values must also be stored at index i in their corresponding arrays. For a single array, the racetrack shifting cost of accessing index i and j with $0 \le i, j < m$ is |i - j|. A valid placement of nodes N to array indices $I : N \to \{0, 1, \ldots, m - 1\}$ must be bijective.

The inference model always starts at the root node and follows a certain path according to the comparisons at each node until reaching at a leaf node. By following the probabilistic model proposed in [5], each comparison is modeled as a Bernoulli experiment, by which each node is assigned a probability to be accessed from the parent node $prob : N \rightarrow [0, 1] \subset \mathbb{Q}$ with $prob(n_0) = 1$ and $\forall n_p \in N_i : \sum_{n_x \in N: P(n_x) = n_p} prob(n_x) = 1$. That is, the sum of the probabilities of the children of the node n_p is 1.

2.2 RTM Cell Structure

The basic unit of storage in an RTM is a magnetic nanowire called *track*. Each track consists of multiple small magnetic regions (*domains*) which are separated by domain walls, and each of them has its own magnetization orientation as shown in Fig. 2. A domain in a track represents a single bit (i.e., a "0" or "1") determined by its magnetization orientation. Each track is equipped with a single or multiple access ports responsible for performing a read or a write operation that requires the desired domain to be shifted along the track towards the access port by applying an electrical current. After aligning the desired domain to the respective access port, the relevant data is either read by sensing its magnetization orientation.

2.3 RTM Architecture

The hierarchical organization of RTM, like other memory technologies, consists of banks, subarrays, domain wall block clusters (DBCs), tracks, and domains as depicted in Fig. 3. Each structure at the highest level (e.g., bank) is decomposed into smaller structures at the next level (e.g., subarray). An RTM's essential structure is a DBC that contains *T* tracks, each comprising *K* domains. A single DBC can store *K* data objects with *T*-bit, where each object is stored in an interleaved pattern across the *T* tracks. Under a single port and *K* domains per track assumption, the shift cost to access a particular data object in a DBC may range from zero to $T \times (K - 1)$.




Fig. 3. An overview of the RTM hierarchical organization.

A DBC can store up to 100 data objects, i.e., K can be as high as 100 [1]. However, many recent designs consider K = 64, which is more realistic and enables efficient utilization of the address bits This work also assumes that 64 nodes of a decision tree can be placed within a single DBC, containing a subtree of the maximal depth of 5. Since we use balanced decision trees in this paper, larger trees can be easily split into such subtrees by introducing dummy leaves, pointing to the next subtree. Subtrees in different DBCs can be accessed without additional shifting costs.

2.4 State-of-the-Art Data Placement in RTMs

Recent works [2], [3] propose compiler-guided approximate and optimal solutions for objects placement in RTMs. A memory access trace S is represented with an undirected graph of the form G(V, E) where V is the set of vertices representing data objects and E is the set of edges between vertices. Each edge has an associated edge weight value corresponding to the number of consecutive occurrences of the connecting vertices. The heuristic in [3] maintains a single group g and assigns objects to it. In the first step, the data object with the highest access frequency (number of accesses) in S is assigned to it. Afterward, the remaining data objects (i.e., vertices in V) are appended to g one by one by prioritizing the vertex with the highest adjacency score. The chronological order in which vertices are added to the group determines the assignment of the corresponding data objects to the DBC, from left to right. However, this may lead to many costly long shifts because the data object with the highest frequency is placed on one end of the DBC. To overcome this problem, ShiftsReduce [2] uses a two-directional grouping to place the data objects with the highest access frequency in the middle of the DBC and places temporally close accesses at nearby locations inside the RTM.

2.5 Problem Definition

In this work, we focus on placement optimization to minimize the number of racetrack shifts for decision trees, which are trained beforehand, on memory devices with a single access port. This work is not about changing any logic structure of the decision tree, we take a logic representation of a trained tree as an input and determine a memory mapping, which maintains the logic structure. The *problem* is defined as follows:

• *Input:* A binary decision tree, consisting of a set *N* with *m* nodes, where each node is associated with a probability to be accessed from its parent. The probability is




Fig. 4. Simplified example of optimized decision tree mapping.

profiled on the training dataset. The information of the rooted tree is defined in Section 2.1.

• *Output:* A bijective placement of tree nodes to memory array indices that uses the node access probabilities and minimizes the required racetrack shifts while accessing the tree nodes during inference. The objective of minimized racetrack shifts is different for the unified and decomposed organizations.

Fig. 4 illustrates a simplified instance of the problem. The input is the logic tree structure with profiled probabilities on the left, the output is a mapping of nodes to array indices on the right. The mapping results in a total expected shifting cost. For the upper mapping, the cost for shifting from the root to n_1 and back to the root is 2, the cost for shifting to n_2 and back is 4, thus weighted with the probability, the cost is $0.2 \cdot 2 + 0.8 \cdot 4$. Following the same consideration, the lower mapping is an optimized (yet not optimal) mapping, causing an expected cost of 2.4.

Due to the rooted tree structure, each node n_x in N has a unique access path from the root to n_x . We use $rlpath(n_x)$ to denote the set containing all nodes from the root node down to n_x . With the help of this, we declare the absolute access probability of node n_x as $absprob(n_x) = \prod_{n_z \in rlpath} (n_x)prob(n_z)$. In addition, every node $n_x \in N$ has a subtree with a subset of leaf nodes $leafs(n_x) \subseteq N_l$ where $\forall n_y \in leafs(n_x) : n_x \in rlpath(n_y)$.

Definition 1.

For a given node $n_x \in N$, the sum of probabilities of its direct children must always be 1 (cf. Section 2.1). By definition, the absolute probability of n_x can be then expressed as:

$$absprob(n_x) = \sum_{n_y \in leafs(n_x)} absprob(n_y)$$
 (1)

3 UNIFORM ORGANIZATION

This section presents our unified organization approach, i.e., placing all components of the decision tree node at one index in the DBC. We first define the cost model of decision tree execution for this approach and introduce our novel placement strategy subsequently. We deliver a formal proof, assessing the optimality of our strategy.

3.1 Cost Model

Given some valid placement *I*, the expected cost to infer an input value, i.e., following a path from the root to a leaf, is given by Eq. (2):

$$C_{down} = \sum_{n_x \in N \setminus \{n_0\}} absprob(n_x) \cdot |I(n_x) - I(P(n_x))|$$
(2)

After finishing one inference iteration, the DBC needs to be shifted back to the root node so that the next inference

TABLE 1 Placement Notation

| Placement | Explanation |
|---|--|
| $ \begin{matrix} I \\ I^* \\ C^*_{opt} \\ I^{*\downarrow} \end{matrix} $ | arbitrary placement optimal placement which optimizes C_{total} total cost C_{total} caused by I^* |
| $egin{array}{c} I^{st \downarrow} \ C^{st \downarrow}_{down} \end{array}$ | optimal placement which optimizes C_{down} C_{down} caused by $I^{*\downarrow}$ |
| $\begin{array}{c} C_{down}^{*\downarrow} \\ \overleftarrow{I} \\ \overrightarrow{I} \\ \overleftarrow{C}^{*} \\ \overrightarrow{C}^{*} \\ down \end{array}$ | arbitrary placement with the root on the left optimal placement with the root on the left C_{down} caused by $\overleftarrow{I^*}$ |

iteration can again start at the root. The expected cost of shifting from leaf nodes back to the root node is given by Eq. (3):

$$C_{up} = \sum_{n_x \in N_l} absprob(n_x) \cdot |I(n_x) - I(n_0)|$$
(3)

Combining them leads to the total expected shifting cost under the profiled dataset (Eq. (4)):

$$C_{total} = C_{down} + C_{up} \tag{4}$$

An optimal placement I^* for a decision tree on racetrack memory in the unified organization approach is a placement that reduces C_{total} to the absolute minimum. This problem is an instance of the Optimal Linear Ordering (OLO) problem [6], [7], [8]. The OLO problem, in general, is to map the nodes of a graph G to slots, where all slots are in a row, and adjacent slots are one unit apart, such that the total sum of arc weights multiplied with the distance between the nodes, connected by the arc, is minimal. The OLO (or also called Optimal Linear Arrangement) problem is an instance of the Quadratic Assignment Problem and is NP-complete [9]. As a special case, the OLO problem for rooted trees with the root node on the leftmost position can be optimally solved in time complexity $O(m\log m)$ [6]. Although decision trees are a rooted tree structure, the node access structure is a cyclic graph, since a leaf node is always followed by the root node for the next data tuple. Ignoring the cost of this arc in the access graph (i.e., only optimizing C_{down}) makes the optimization of the racetrack shifts within decision trees an instance of a rooted tree, but is not optimal for the total cost C_{total} . Therefore we analyze the optimally of the solution for C_{down} on C_{total} in the following.

3.2 Optimal Linear Ordering for Decision Trees

In this section, we prove an upper bound of the optimality of a placement, only considering C_{down} , on the studied problem of optimizing C_{total} . Therefore, we show how an optimal solution for C_{total} can be transformed into a solution, which has the form of the output of the optimal algorithm for optimizing C_{down} . For the different transformation steps, we explain the caused increase in shifting cost. Ultimately, we derive the upper bound from the fact that the transformed solution must not be better than the derived solution for C_{down} .

Throughout this section we use the notation defined in Table 1:

- **Definition 2.** We define placement I unidirectional if all paths in the given decision tree are monotonically increasing in this placement.
- **Definition 3.** We define placement I bidirectional if every path in the decision tree is either monotonically increasing or monotonically decreasing.
- **Lemma 1.** Let $I^{*\downarrow}$ be a placement which only minimizes $C^{*\downarrow}_{down}$ and ignores $C^{*\downarrow}_{uv}$. Then,

$$C_{down}^{*\downarrow} \le C_{opt}^* \tag{5}$$

Proof. This comes from the definition as certain terms in the objective function are removed and all terms are positive.□

We now restate an existing property that was already used by Adolphson and Hu [6] regarding the optimization of $I^{*\downarrow}$ when the root *has to be put* on the leftmost position.

Lemma 2 (Page 410 in [6]). (restated) There exists an optimal unidirectional placement $\overleftarrow{I^*}$ for the OLO problem when the input is a rooted tree, i.e., $\overleftarrow{C^*}_{down} = C^{*\downarrow}_{down}$, under the constraint that the root is on the left most position.

Deriving a unidirectional or bidirectional placement induces the special property that optimizing C_{down} implicitly optimizes C_{up} , which is shown by the following lemma.

- **Lemma 3.** If a placement I is unidirectional or bidirectional, $C_{down} = C_{up}$.
- **Proof.** The full proof can be found in the appendix, available online. Basically, in a unidirectional mapping the leaf is always the right most node, thus going from the root to the lead (down) is the same distance as going from the leaf to the root (up).

In the following, we point out the relation between a placement I and a placement \overline{I} which puts the root on the leftmost position.

Lemma 4. Any placement I can be converted into a placement \overline{I} which places the root on the left most position by increasing the expected cost of \overline{C}_{down} with at most a factor of 2:

$$\overleftarrow{C}_{down} \le 2 \cdot C_{down} \tag{6}$$

Proof. For spatial and readability reasons, the full proof can be found in the appendix, available in the online supplemental material. The basic concept how to construct this transformation is illustrated in Fig. 5, where the original mapping is illustrated in the top and the new mapping is illustrated in the bottom. The root is




Fig. 5. Reassignment of nodes and root to the left.

moved to the left most position. A symmetric amount of nodes around the original root is interleaved, such that the distance to the of each interleaved node is at most doubled. All other nodes can remain at their position, since the movement of the root increases their distance by a factor of less than 2.

Suppose that I^* is an optimal unidirectional placement of the rooted tree (with the root on the leftmost position) and optimizes the cost C^*_{down} . Further suppose that $I^{*\downarrow}$ is an optimal placement which optimizes $C^{*\downarrow}_{down}$. We conclude the following corollary:

Corollary 1.

$$\overline{C^*}_{down} \le 2 \cdot C^{*\downarrow}_{down} \tag{7}$$

- **Proof.** $I^{*\downarrow}$ is an unconstrained placement that achieves the optimal $C_{down}^{*\downarrow}$. By Lemma 2, we know that $\overline{I^*}$ is an optimal placement for the cost $\overline{C^*}_{down}$ under the condition that the root is on the left most position. Therefore, $C_{down}^{*\downarrow}$ is a lower bound of any solution when the root is on the left most position. By Lemma 4, $I^{*\downarrow}$ can be converted into a placement \overline{T} , in which the root is put to the left most position, with a cost up to $\overline{C}_{down} \leq 2 \cdot C_{down}^{*\downarrow}$. Therefore, \overline{T}^* , as the optimal placement under the root constraint, must not cause a higher cost $\overline{C^*}_{down}$ than \overline{C}_{down} .
- **Theorem 1.** An optimal unidirectional placement has an approximation factor of 4 of the studied problem.
- **Proof.** Based on Lemma 3, we know that the expected cost, denoted as C^*_{total} , of the optimal unidirectional placement for the decision tree (including the down- and upparts) is exactly $2 \cdot C^*_{down}$. Therefore, together with Corollary 1 and Lemma 5, we reach the conclusion.

$$\overleftarrow{C^*}_{total} = 2 \cdot \overleftarrow{C^*}_{down} \le 4 \cdot C^{*\downarrow}_{down} \le 4 \cdot C^*_{opt}.$$

We now explain how to derive an optimal unidirectional solution that minimizes C^*_{down} efficiently. Adolphson and Hu [6] proposed an algorithm to solve this case optimally. Specifically, according to [6], the OLO problem for rooted trees with the root mapped to the leftmost slot is to find an optimal allowable linear ordering of tree nodes. An allowable linear ordering in their terminology means that if node $n_p = P(n_x)$ is the parent of node n_x , it has to be left of n_x in the ordering. The algorithm from Adolphson and Hu always derives an optimal allowable linear ordering to minimize the OLO problem in $O(m\log m)$ time complexity. The algorithm is implemented by recursively condensing subtrees underneath every node. This means, the algorithm decides whether further nodes of the

HAKERT ET AL.: ROLLED: RACETRACK MEMORY OPTIMIZED ...




Fig. 6. Suboptimal placement correction.

underlying subtree should be placed close to the node, or if another node with relative high access probability should be put close in the mapping. This is achieved by dynamically keeping track of internal weights, which relate the node access probability and the length of mapped subtree nodes underneath. The algorithm basically skips mapping subtree nodes, once the increasing expected cost of other nodes exceeds the gain in expected cost for subtree nodes. Please note that the OLO problem is studied further in the literature and even more efficient algorithms for rooted trees are proposed (e.g., Skodinis proposes an algorithm with O(m) runtime complexity [10]). However, these algorithms differ in their time complexity, but all of them provide optimal solutions to the OLO problem for rooted trees. In this paper we base on the linear allowable property from Adolphson and Hu. In addition, we compute the tree layouts offline, thus both, $O(m \log m)$ and O(m), are feasible for all our trees.

4 BIDIRECTIONAL LINEAR ORDERING

Deriving a placement by the algorithm from Adolphson and Hu at most causes $4\times$ the cost compared to the optimal solution for the unified organization approach. The algorithm from Adolphson and Hu has the major drawback of placing the root node to the leftmost slot in any solution, which is not optimal when the cost for going back from leafs to the root between inferences is considered.

| Algorithm 1. BLO Mapping Algorithm | | |
|---|--|--|
| Given a tree with root n_r | | |
| $T_L \leftarrow \text{left subtree of } n_r$ | | |
| $T_R \leftarrow \text{right subtree of } n_r$ | | |
| $I_L \leftarrow OLO$ mapping of T_L | | |
| $I_R \leftarrow \text{OLO mapping of } T_R$ | | |
| $return{reverse(I_L), 0, I_R}$ | | |

Our novel proposed algorithm computes a *Bidirectional Linear Ordering* (BLO) (Algorithm 1). We map the two subtrees underneath the root by the algorithm from Adolphson and Hu, which derives a placement I_L for the left subtree and a placement I_R for the right subtree (Fig. 6). Both placements cause an expected cost of at least two shifts less than the total expected cost of the entire tree since one node, and therefore a shift at least by one slot is missing on every root leaf path to a leaf and back to the root. We then form the final BLO placement by placing $I^\circ = {reverse(I_L), 0, I_R}$. In this placement, two shifts are then added again to every root leaf path into and out of the right and left subtree, thus $C_{total}^\circ \leq C_{total}$. In consequence, the upper bound of $4 \times$ holds for BLO as well. The amount of shifts, however, is expected to be reduced by using BLO instead of OLO. The reverse ordering can be done in O(m), the placement of the root is performed with constant time overhead. Therefore, the time complexity of BLO is $O(m\log m)$.

5 DECOMPOSED ORGANIZATION

The last two sections explain the unified organization approach and discuss how the optimal linear ordering problem is related to our shifts minimization objective. This section focuses on the decomposed organization approach and analyzes how OLO and BLO perform for the decomposed trees. We revise the cost model and provide another formal proof about the solution's optimality for the OLO problem.

The decomposed approach is motivated by two major challenges in the unified organization approach: (1) it requires very wide DBCs and is less scalable (ii) leaf nodes that make $\approx 50\%$ of the total number of tree nodes do not need to store pointers for left and right child nodes. However, since the node information in the unified approach is tightly coupled, storage can not be optimized. This leads to storage wastage and yields suboptimal latency and energy consumption.

The DBC size is generally defined by two parameters, i.e., the number of (useful) domains per track and the number of tracks per DBC. Increasing the number of domains per track increases the capacity but at the cost of increased latency and increased position-error rate [11]. Similarly, the number of tracks per DBC affects the number of address bits, decoder's size, and ultimately performance and energy consumption. For a fixed size RTM, increasing the number of tracks per DBC reduces the number of DBCs and requires fewer address bits. However, this comes at the cost of storage wastage and increased energy consumption. Smaller width DBCs allow for storing different memory objects in different parts of the RTM that can be accessed and controlled independently. This also avoids wasting the RTM storage space.

We propose a decomposed approach to find a better solution to store decision trees in optimized width DBCs. We split every tree node into three components: (1) the split value/feature index, which is used to decide on an incoming data tuple to traverse the tree further to the left or right; (2) the left child pointer, and (3) the right child pointer. We place all these three components in separate DBCs at synchronized indices, leading to one DBC for right child pointers, one for left child pointers, and one for split values and feature indices. It should be noted here that we assume all DBCs to have the same width, such that they can be arbitrarily allocated to the split values or pointer values. As the indices need to be synchronized (i.e. the right pointer of node n_x has the same index in the right pointer DBC as the left pointer in the left pointer DBC), the placement I is modeled in the same manner as before. The central advantage of the decomposed DTs is that the width of the DBCs is reduced, and the right pointer and left pointer DBCs do not need to store leaf nodes which can result in a considerable reduction in the memory footprint of the DTs (of $\approx 33\%$). From the programming perspective, only few changes are required to access the decomposed organization during inference. In the unified organization, every tree node is stored as one object in an array, thus access to the three

| | Decomposition Notation |
|-----------------|--|
| ^{up} / | denotes the cost for an unconstrained arbitrary placement I to traverse the tree in decomposed DBCs. |

denotes the cost in decomposed DBCs for an optimal placement I*decomp, which optimizes

on decomposed DBCs and optimizes C_{down} .

denotes the cost for an optimal placement \overleftarrow{I}^* with the root on the left most position, which is caused

TABLES

decomp C_{total}

node elements require an access at the corresponding array index and the according offset within the object. For the decomposed organization, the three node components are stored as three different objects in three arrays. Thus, the array index for the current node stays the same, but instead of accessing different offsets within one object, accesses for the same index in different arrays need to be performed. This induces minor changes of the decision tree code.

Although the proposed decomposition can be realized straightforwardly, it yields a different optimization objective. The decision tree inference causes a different cost in the decomposed structure. Eventually, an optimal placement for a unified decision tree may not be optimal for its corresponding decomposed tree. Therefore, we need to revisit the upper bound of our proposed BLO algorithm, respecting the modified structure of an optimal placement. In order to formalize the decomposition, we introduce the notation in Table 2.

It should be noted here that we consider the cost as a number of shifts within the DBCs. A DBC shift in RTM is different from the bit shifts, which are dependent on the DBC width. We hereby count shifts for the unified organization scenario with the same weight as shifts for the decomposed organization scenario to make the cost definitions comparable and relate them. However, when it comes to the realization of the decomposed DBCs, every shift contributes $\frac{1}{2}$ to the bit shifts and energy consumption compared to a single shift in the unified DBC. Hence, if a placement results in $3\times$ the cost on decomposed DBCs as on unified DBCs, ultimately, the energy consumption penalty is roughly the same in both cases.

For the rest of this section, we first revisit the cost model for our decomposed approach and then define the objective. We subsequently analyze and adjust the upper bound on our BLO placement.

Revisited Cost Model 5.1

During inference of the decomposed tree, the split value always has to be checked first. Thus, the split value DBC has to be shifted to every node during inference and therefore features the same cost for traversing the tree down $(C^{decomp}_{split,down})$ and back to the root $(C^{decomp}_{split,up})$ as for the unified organization approach:

$$C_{split,down}^{decomp} = \sum_{n_x \in N \setminus \{n_0\}} absprob(n_x) \cdot |I(n_x) - I(P(n_x))|$$
(8)

$$C_{split,up}^{decomp} = \sum_{n_x \in N_l} absprob(n_x) \cdot |I(n_x) - I(n_0)|$$
(9)




Fig. 7. Illustration of the left most parent of a node (2 exmaples).

For the right pointer and left pointer DBC, the decision to shift to a certain index depends on the previous decision on the split value. Indeed, only the right pointer DBC or the left pointer DBC needs to be shifted for any node, but not both. Constructing the cost for this requires additional definitions. In the following, we denote the left child of node n_x by $LC(n_x)$ and the right child $RC(n_x)$, respectively:

- **Definition 4.** We define $path(n_x, n_y) = \{n_{i_1}, n_{i_2}, \dots, n_{i_m}\}$ as a part of a root leaf path where $n_{i_1} = n_x$ and $n_{i_m} = n_y$ and $P(n_{i_x}) = n_{i_{x-1}}$ or as the empty set if n_x is neither a direct, nor an indirect parent of n_{y} .
- **Definition 5.** We define $isleft(n_x)$ for all nodes $n_x \in N \setminus \{n_0\}$ as 1 if $n_x = LC(P(n_x))$ and as 0 for all other cases. We sym*metrically define isright* (n_x) *for all nodes* $n_x \in N \setminus \{n_0\}$ *as* 1 if $n_x = RC(P(n_x))$ and as 0 for all other cases.

Definition 6. We define $LP(n_x)$ as the leftmost parent of node n_x for all nodes $n_x \in N \setminus \{n_0\}$: $\forall n_y \in path(LP(n_x), n_x) \setminus$ $\{LP(n_x)\}: LC(n_y) \notin path(LP(n_x)),$ $(n_x) \wedge LC(LP(n_x)) \in path(LP(n_x), n_x)$

If such a node does not exist, $LP(n_x) = \epsilon$. In other words, the leftmost parent is the closest node to n_x on its path from the root, where the left child is taken (illustrated in Fig. 7).

We symmetrically define $RP(n_x)$ as the rightmost parent of node n_x for all nodes $n_x \in N \setminus \{n_0\}$:

 $\forall n_y \in path(RP(n_x), n_x) \setminus \{RP(n_x)\} : RC(n_y) \notin path(RP(n_x),$ $(n_x) \wedge RC(RP(n_x)) \in path(RP(n_x), n_x)$

If such a node does not exist, $RP(n_x) = \epsilon$.

These definitions imply that for all nodes $n_y \in path(LP)$ $(n_x), n_x \setminus \{LP(n_x)\}$ in between a node n_x and $LP(n_x)$, $isleft(n_{y}) = 0$. This also holds symmetrically for the RP definition. With the help of Definitions 5 and 6 we can investigate every node within the tree and compute the shifting distance in the left pointer and right pointer DBC if that specific node requires an inference of the right or left pointer DBC. This leads to the cost for traversing the right and left pointer DBC down:

$$C_{lptr,down}^{decomp} = \sum_{n_x \in N \setminus \{n_0\}} absprob(n_x) \cdot isleft(n_x) \cdot |I(P(n_x) - I(LP(P(n_x))))|$$
(10)
$$C_{restricted}^{decomp} = \sum_{absprob(n_x) \cdot isright(n_x) \cdot } (10)$$

$$\sum_{rptr,down} = \sum_{n_x \in N \setminus \{n_0\}} absprob(n_x) \cdot isright(n_x) \cdot |I(P(n_x) - I(RP(P(n_x))))|$$
(11)

For simplicity, we denote that $|x, \epsilon| = 0$ for an arbitrary number x. The cost for going up the tree between two inferences is not necessarily the cost for shifting back to the root in the left pointer and right pointer DBC. Instead, there is a set of nodes, which are candidates to be accessed first in the right

 $C_{down}^{decomp}/C_{up}^{decomp}$

 $C_{down}^{*decomp}/C_{up}^{*decomp}/$

 $\overleftarrow{C}^{*decomp}_{down} / \overleftarrow{C}^{*decomp}_{up}$

 C_{total}^{decomp}

 C^{decomp}_{*total}

 $\overleftarrow{C}^{*decomp}_{total}$

and left pointer DBCs, i.e. the nodes n_x where $LP(n_x) = \epsilon$ or $RP(n_x) = \epsilon$, respectively. Thus, for computing the estimated cost, all these candidates need to be considered with their respective absolute probabilities:

$$C_{lptr,up}^{decomp} = \sum_{n_x \in N_l} absprob(n_x) \cdot \sum_{n_r: LP(n_r) = \epsilon} absprob(n_r) \cdot prob(LC(n_r)) \cdot |I(n_r) - I(LP(n_x))| \quad (12)$$
$$C_{rptr,up}^{decomp} = \sum_{n_x \in N_l} absprob(n_x) \cdot \sum_{n_r: RP(n_r) = \epsilon}$$

$$absprob(n_r) \cdot prob(RC(n_r)) \cdot |I(n_r) - I(RP(n_x))|$$
 (13)

Combining these partial costs, the total cost can be deduced by adding all components:

$$C_{down}^{decomp} = C_{split,down}^{decomp} + C_{lptr,down}^{decomp} + C_{rptr,down}^{decomp}$$
(14)

$$C_{up}^{decomp} = C_{split,up}^{decomp} + C_{lptr,up}^{decomp} + C_{rptr,up}^{decomp}$$
(15)

$$C_{total}^{decomp} = C_{down}^{decomp} + C_{wn}^{decomp} \tag{16}$$

5.2 Towards Optimal Decomposition

Due to the revisited cost model, the considerations about an optimal decision tree placement to the decomposed DBCs also need to be revisited. This section conducts a proof about the relation of the placement solution produced by the OLO algorithm to the optimal solution.

Throughout this section, we clarify the relation between placements for the unified organization approach, the cost they cause on the decomposed organization, and how a placement for unified DBCs can be constructed from a placement for decomposed DBCs. First, we have to clarify the relation between the cost C_{total} for an arbitrary placement I on a unified DBC and the cost C_{total} the exact placement causes on decomposed DBCs. Intuitively, the cost for the unified DBC can be seen as the cost for the DBC containing the split and feature values since this DBC has to access every node. In the following, a restructuring of the cost model is considered:

Lemma 5.

$$C_{split,down}^{decomp} = \sum_{n_l \in N_l} absprob(n_l) \cdot \sum_{\substack{n_x \in rlpath(n_l) \setminus \{n_0\}}} |I(n_x) - I(P(n_x))|$$
(17)

$$C_{lptr,down}^{decomp} = \sum_{n_l \in N_l} absprob(n_l) \cdot \sum_{\substack{n_x \in rlpath(n_l) \setminus \{n_0\} \\ C_{rptr,down}^{decomp} = \sum_{n_l \in N_l} absprob(n_l)} isleft(n_x) \cdot |I(P(n_x)) - I(LP(P(n_x)))|$$
(18)

$$\sum_{n_x \in rlpath(n_l) \setminus \{n_0\}} isright(n_x) \cdot |I(P(n_x)) - I(RP(P(n_x)))|$$
 (19)

The cost for traversing the tree down in decomposed DBCs can be restructured as a per path cost, which is weighted with the absolute probability of the leaf node on this root leaf path.

Proof. From the definition of the tree structure, we know that probabilities are entirely inherited. Thus, summing

up the absolute probabilities of all leaf nodes underneath a certain node n_x must result in the absolute probability of this node: $absprob(n_x) = \sum_{n_l \in leafs(n_x)} absprob(n_l)$. In Eq. (17), each distance between each node and the parent is weighted with exactly this sum of absolute probabilities of underlying leafs, since for every leaf the entire root leaf path is considered. Consequently, Eq. (17) can be rewritten to Eq. (8). The same principle can be applied to Eq. (18) (transofrms to Eq. (10)) and to Eq. (19) (transforms to Eq. (11)).

Lemma 6.

C

$$C_{lptr,down}^{decomp} \le C_{split,down}^{decomp} = C_{down}$$
(20)

$$C_{split,down}^{aecomp} \leq C_{split,down}^{aecomp} = C_{down}$$
 (21)

The summed cost for shifting down in decomposed DBCs in the left and right pointer tree is smaller than the cost for shifting down in the split value DBC, which is equal to the cost for shifting down in the unified DBC case.

Proof. The full proof can be found in the appendix, available in the online supplemental material. Basically, the left and right pointer DBCs visit a subset of nodes from the split DBC, thus there cannot be more shifts.

Lemma 7.

$$C_{down}^{decmp} \le C_{total}^{decomp} \tag{22}$$

The cost for traversing the tree down in a decomposed placement is a part of the total shifting cost (compare to Lemma 1).

Proof. C_{total}^{decomp} is the sum of C_{down}^{decomp} and C_{up}^{decomp} , where C_{up}^{decomp} itself is a sum of non-negative terms.

Lemma 8.

$$C_{down} \le C_{down}^{decomp} \tag{23}$$

The summed cost for shifting through the decomposed DBCs while traversing the tree downwards is at at least the cost of shifting through a tree on a unified DBC downwards with the same placement.

Proof. From the definition of the cost function, we know that $C_{down} = C_{split,down}^{decomp}$. We further know that $C_{rptr,down}^{decomp}$ and $C_{lptr,down}^{decomp}$ only consists of a sum of terms which are either 0 or positive. According to Eq. (14), C_{down}^{decomp} is the sum of only these 3 components. Thus, $C_{down} = C_{split,down}^{decomp} \leq C_{down}^{decomp}$.

Next, we need to consider the cost relation of a linear allowable placement produced by OLO. As reported by Adolphson and Hu, there is always a linear allowable placement, which features the optimal cost C_{down} under the constraint that the root is placed to the leftmost position [6]. Thus, we denote the cost of such an optimal linear allowable placement in the following by \overline{C}_{m} .

Lemma 9.

$$\overbrace{C}^{*decomp}_{lptr,up} \leq \overbrace{C}^{*decomp}_{split,up} = \overleftarrow{C}^{*}_{down}$$

$$\overbrace{\leftarrow}^{*decomp} \xleftarrow{}^{*decomp} \xleftarrow{}^{*}$$

$$\overline{C}_{rptr,up} \le \overline{C}_{split,up} = \overline{C}_{down}$$
 (25)

Proof. This proof can be found in the appendix, available in the online supplemental material. The considerations are similar to Lemma 6.

Corollary 2.

$$\overleftarrow{C}_{total}^{*decomp} \le 6 \cdot \overleftarrow{C}_{down}^* = 3 \cdot \overleftarrow{C}_{total}^* \tag{26}$$

If a linear allowable placement is deployed to decomposed DBCs, the total cost for shifting through the decomposed DBCs is at most $6 \times$ the cost of shifting the unified DBC downwards.

Proof. Eq. (26) follows from the definition of the cost model

(Eq. (16)) and Lemmas 9, 6 and 3: $\overleftarrow{C}_{lptr,down}^{*decomp} \leq \overleftarrow{C}_{down}^{*}$, $\overleftarrow{C}_{split,down}^{*decomp} = \overleftarrow{C}_{down}^{*}$, $\overleftarrow{C}_{lptr,up}^{*decomp} \leq \overleftarrow{C}_{up}^{*} = \overleftarrow{C}_{down}^{*}$, $\overleftarrow{C}_{lptr,up}^{*decomp} \leq \overleftarrow{C}_{up}^{*} = \overleftarrow{C}_{down}^{*}$, $\overleftarrow{C}_{split,up}^{*decomp} = \overleftarrow{C}_{up}^{*} = \overleftarrow{C}_{down}^{*}$. In total, $\overleftarrow{C}_{total}^{'} * decomp_{*}$ consists of 6 terms, which are all upper bounded by $\overleftarrow{C}^*_{down}$. Lemma 3 further leads to $\overline{C}_{total} = 2 \cdot \overline{C}_{down}.$

Combining the above considerations, we can construct the according upper bound.

Theorem 2.

$$\overleftarrow{C}_{down} \le 2 \cdot C_{total}^{decomp} \tag{27}$$

Any placement for decomposed trees can be transformed into a placement with the root on the left most position, where the cost for traversing the tree downwards in a unified DBC is at most $2 \times$ the cost for traversing the entire tree on decomposed DBCs.

$$\overleftarrow{C}_{total}^{*decomp} \le 12 \cdot C_{total}^{*decomp} \tag{28}$$

An optimal linear allowable placement for shifting downwards in a unified DBC, as obtained by OLO, is an upper bound of 12 of the optimal placement for decomposed DBCs.

Proof. Eq. (27) directly follows from Lemmas 7, 8 and 4.

Eq. (28) can be proven by contradiction. Suppose that the optimal linear allowable placement for a unified DBC $\overleftarrow{C}^*_{down}$ would cause a cost $\overleftarrow{C}^{*decomp}_{total}$ larger than $12 \times$ of the optimal placement for decomposed DBCs $C^{*decomp}_{total}$. According to Corollary 2, we know that the optimal placement must have at least a cost of $\frac{1}{6}$ on the unified DBC then, thus $\overleftarrow{C}_{down}^* > 12 \cdot \frac{1}{6} \cdot C_{total}^{*decomp} \Leftrightarrow \overleftarrow{C}_{down}^* > 2 \cdot C_{total}^{*decomp}$. We further know that according to Eq. (27) we can build a solution for the unified DBC with a cost less than $2 \cdot C_{total}^{*decomp}$, which contradicts the optimality of C_{down} . П

5.3 Towards Bidirectional Linear Optimization

The BLO heuristic (Section 4) can be applied to the decomposed organization scenario without any limitation. The consideration that the BLO extension does not introduce additional shifting cost, however, does not remain valid for

this scenario. Potentially, the left or right pointer DBC can be shifted from a certain node within the right subtree to another node within the left subtree, without loading the root and vice versa. Thus, both nodes may be placed closer in the OLO placement as in the BLO placement. However, the proof upper bounds the cost for going up and down in the left and right pointer DBCs with the cost for the split value DBC, i.e., with the cost of starting at the root and ending at a leaf in Lemma 9. Theorem 2 consequently takes this bound in to determine the ultimate upper bound. Hence, under this worst-case scenario, upper bound of $12 \times$ is valid for BLO and OLO.

6 **EVALUATION**

In addition to the proven upper bound of our BLO algorithm on unified and decomposed organisation, this section presents experimental evaluation of the BLO algorithm and provides a comparison to the state-of-the-art. The proven upper bounds for BLO consequently hold for the state-ofthe-art methods, since these cannot achieve better performance than the optimum. The relation between these approach in realistic scenarios, however, is empirically studied in this section. We first discuss the shifts reduction of different solutions and then show the impact of shifts reduction on the runtime and energy consumption.

6.1 Experimental Setup

In order to compare our Bidirectional Linear Ordering (BLO) approach to the state-of-the-art (i.e., ShiftsReduce [2] and Chen et al. [3]) on unified and decomposed organization, we adopt an open-source framework published in [12] and select eight typical machine learning classification datasets from the UCI Machine Learning Repository [13] and [14]: adult, bank, magic, mnist, satlog, sensorless-drive, spambase, and wine-quality. For each dataset, we use 75%of the data for training and 25% for testing. We train decision trees by using tree classifiers in the sklearn package [15]. We run the default configuration of sklearn, without tuning hyper-parameters.

To derive differently sized trees, we specify the maximum depth of the trees, e.g., DT1 means that the tree has a maximum depth of 1, thus two levels, and DT3 means that the tree has four levels. After the trees are generated, we profile the node probabilities on the training data by counting how often each node's left child or the right child is visited. This delivers us empirical branch probabilities and absolute node access probabilities. For further evaluation, we simulate the execution of the decision trees by generating a code implementation, which produces a trace of visited nodes during the data inference. We infer the data points from the test data on the trees and generate a node access trace, which provides the node access paths on a logic level. Subsequently, we place the trees to RTM with different layouts and compute the required amount of shifts by considering the node access trace and the node mapping. Based on the amount of shifts, wen can also compute the latency and energy consumption. Concretely, we compare the following.

Naive / NaiveD: A baseline breadth-first order place-• ment in which indices are assigned to tree nodes

HAKERT ET AL.: ROLLED: RACETRACK MEMORY OPTIMIZED ...

TABLE 3 RTM Parameters Values for a 128 KiB SPM

| Ports per track, domains per track | | 1,64 |
|--|-------|-------------|
| Tracks per DBC: unified, decomposed | | 96, 32 |
| Leakage power [mW]: unified, decomposed | | 36.2, 36.9 |
| Write energy [pJ]: unified, decomposed | | 106.8, 40.7 |
| Read energy [pJ]: unified, decomposed | e_R | 62.8, 23.4 |
| Shift energy [pJ]: unified, decomposed | e_S | 51.8, 17.3 |
| Write latency [ns]: unified, decomposed | | 1.79, 1.75 |
| Read latency [ns]: unified, decomposed | | 1.35, 1.32 |
| Shift latency [ns]: unified, decomposed | l_S | 1.42, 1.39 |

layer-wise in increasing order. The placement is used for the unified (Naive) and decomposed organization (NaiveD).

- *ShiftsReduce | ShiftsReduceD:* The state-of-the-art data placement algorithm from [2]. We evaluate the heuristic on the unified organization (ShiftsReduce) and the decomposed organization (ShiftsReduceD).
- *Chen | ChenD.:* The data placement algorithm from [3], evaluated on the unified organization (Chen) and the decomposed organization (ChenD).
- *BLO | BLOD:* Our proposed bidirectional linear ordering solution for unified trees. It is evaluated on the unified and decomposed organization.
- *MIP / MIPD:* The mixed integer programming formulation of the cost model (Eq. (4) for unified organization and Eq. (16) for decomposed organization). The solver, in case it converges, returns the optimal tree placement.

We replay the node access trace for all configurations to derive the total amount of required racetrack shifts. For the decomposed trees, the performance and energy numbers reported in this section consider all, i.e., the split value and pointers DBCs. Although the number of RTM shifts already allows a quantitative comparison of the different placement approaches, we further compute the energy consumption and total runtime on a realistic model derived from the various memory placements. For the runtime, we use the peraccess and per-shift latencies in Table 3 and compute the overall runtime. Given the amount of RTM accesses $n_{accesses}$ and the total amount of shifts in between n_{shifts} , the total runtime for the unified organization is *runtime* = $\ell_R \cdot n_{accesses} + \ell_S \cdot n_{shifts}$. In the case of decomposed trees, since the DBCs are not moved synchronously, the total runtime also includes the penalty to align pointer DBCs. The total energy consumption is derived from read and shift dependent dynamic energy consumption and from the runtime dependent static energy consumption (leakage): $energy = e_R \cdot n_{accesses} + e_S \cdot n_{shifts} + p \cdot runtime$, where the parameters can be found in Table 3.

As previously mentioned, we only investigate the racetrack shifts caused when inferring data points on the decision trees. Since we assume that the decision trees are mapped to an isolated scratchpad memory for our target system, the memory accesses to the decision trees are not disrupted by any operating system interaction. However, the total energy consumption and latency still strongly depend on concurrent applications and the underlying system software. This could be investigated by further full-system simulation, which is out of the scope of this paper.

6.2 RTM Shifts Analysis

Figs. 8 and 9 compare the total amount of RTM shifts for different placements for the unified and decomposed DBCs, respectively. All results are normalized to the *naive* placement. The MIP formulation is implemented in the Gurobi optimizer [16] and is given a time limit of 8 hours per dataset and per tree configuration. For the DT1 and DT3 instances in all datasets, the MIP converges to the optimal solution. In all other cases, the results are based on the Gurobi heuristic. Results which are worse than $1.2 \times$ of the baseline are not illustrated in the figures.

A detailed analysis of the results shows that for the cases where the MIP and MIPD finds an optimal placement (for DT1 and DT3), BLO and BLOD achieves the same or only marginally worse results than the optimum. This supports the heuristic design principle of BLO (Section 4). Compared to state-of-the-art solutions, it can be observed that BLO and BLOD achieve the best reduction in shifts for most of the investigated cases. This supports the design concept of a domain specific placement approach, which can achieve better results by assuming a simpler structure. Considering the geometric mean (geomean) improvement over all evaluated datasets and trees, BLO reduces the amount of bit shifts by 58.1% compared to the naive placement (see Fig. 8). ShiftsReduce reduces them by 50.8%. BLO thus further reduces the amount of necessary bit shifts by 14.3% upon ShiftsReduce.

In the decomposed trees (BLOD), the absolute number of RTM bit shifts compared to the unified trees reduces (BLO) by an average of 37.6%. However, for the same unified naive placement baseline, BLOD reduces the amount of




Fig. 8. Comparison of total shifts during inference.




Fig. 10. Increase of total shifts during inference between unified and decomposed trees.

RTM bit shifts by a geomean 80.1%, compared to 58.13% by BLO (see Fig. 9). Compared to the MIPD solution, BLOD performs slightly better than the unified BLO placement in terms of RTM shifts. The ShiftsReduceD and ChenD solutions report comparable improvement for the decomposed and the unified trees. Note that the placement decisions in all heuristics are based on the training dataset while they are evaluated on the test dataset.

The reduction of the total shifts does not directly imply a similar improvement in runtime and energy consumption. To estimate the shifts reduction impact on the runtime and energy consumption, we consider a realistic setup as explained in Section 2.3. Larger decision trees are first split into smaller trees, and the placement heuristic is then executed on multiple trees of maximal depth of 5. Note that the assignment of these smaller trees to different DBCs may affect the cost of the overall shift. Techniques such as [17] can be applied to distribute tree nodes to different DBCs intelligently, but this is beyond the scope of this work. For the runtime and energy consumption results, we use decision trees up to DT5 and present the results in Section 6.4.

6.3 Unified versus Decomposed DTs

Although the previous results report the performance of the BLO and BLOD algorithm on the unified and decomposed trees, the question which of both realizations should be used for a concrete system remains open. Eq. (26) implies that any linear allowable placement cannot cause more than $3 \times$ shifts on the decomposed DBCs as on the unified DBCs. Under the ideal assumption that each single DBC in the decomposed setup only needs $\frac{1}{3}$ of bit-lines and therefore also only yields $\frac{1}{3}$ of the energy consumption, the decomposed setup cannot be

worse than the unified setup in no scenario. In reality, however, constructing the decomposed setup may create additional static overheads or consume additional resources (such as chip space or leakage power), which is only desirable if the decomposed setup can significantly reduce the resource consumption.

In order to assess the resource savings when considering the decomposed setup, we take the placement of all configurations and replay the node access traces on the unified and decomposed organizations. We compute the relation of the total amount of shifts for all configurations in the unified and decomposed approaches. Theoretically, the ratio between the unified shifts and the decomposed shifts must range between $1 \times$ and $3 \times$. We evaluate this and show the ratios based on experimental results in Fig. 10. For trees with a maximum depth of 1 i.e., DT1, the decomposed and unified approaches result in exactly the same amount of shifts in all placements. This is because a DT1 has 2 levels, thus only a single node with pointers which is mapped to the first location in a single DBC (unified) or multiple DBCs (decomposed). Therefore, no shifts in the right and left pointer DBC are required. Note that we assume that the access ports in all DBCs are initially aligned to the first position. For deeper trees, the increase in shifts ratio shows similar trend for all placement approaches. For the deepest trees considered in this evaluation, the number of shifts in the decomposed trees can be as high as 2.59 for the BLO algorithm.

In the decomposed organization, the highest shift reduction is expected from scenarios where the pointer DBCs are rarely shifted. For DT1, the best case is achieved because the left and right pointer DBCs do not need to be shifted at all. As the trees get deeper, the probability of frequently accessing

 $1 \times$




Fig. 11. Runtime of different configurations for different tree size. The results are average across all benchmarks.




Fig. 12. Energy consumption of different configurations for different tree size. The results are average across all benchmarks.

left and right pointers also increases. Thus, for deeper trees the shifts reduction in the decomposed setup is reduced, which can be seen in the reported results as well.

However, focusing on the realistic tree sizes of at most 3 or 4 layers, which can be placed into a single DBC, the experimental data suggests that the amount of shifts is increased by at most a factor of $2\times$ when switching to the decomposed setup. This is a considerable margin to leverage static overheads from the the decomposition and provide a reduction in the total resource consumption.

6.4 Runtime and Energy

BLO reduces the total runtime by 53.8% compared to the naive placement, as shown in Fig. 11. In comparison, for the same baseline, ShiftsReduce and BLOD reduce the total runtime by 45.7% and 46.3%, which are 13.3% and 13.9% longer compared to the BLO, respectively. Comparing this to the reduction of shifts for trees with maximum depth of 5 only, BLOD reduces the required shifts by 85.1%, BLO by 77.5%, and ShiftsReduce by 72.4%. Thus BLOD, compared to BLO and ShiftsReduce, further reduces the amount by shifts by 9.8% and 17.5% respectively. This suggests that a reduction in shifts may not necessarily result in the runtime reduction, or at least not with the same proportion. When comparing Figs. 8 and 9 to Figs. 11 and 12, please note the different scaling on the y axis and that results are averaged across datasets for the latter figures.

In the decomposed placement approach, the total runtime increases due to the alignment time in the pointers DBCs. The split value DBC is checked first to determine whether a pointer DBC needs to be accessed or not. Subsequently, depending on the node access probabilities, a shift request may be sent to the left or the right pointer DBC. The lazy shift approach in pointers DBCs improves the overall shift energy due to the reduced amount of shifts. However, this negatively impacts the runtime due to the shift penalty required to align the access port to the desired location if it is not aligned with the split value DBC. To quantify the impact of the decomposed approach on the runtime, we compare it with other methods, as presented in Fig. 11. For the same baseline (naiveD), BLOD has an average runtime overhead of 7.5% compared to BLO. Consequently, BLOD also increases the leakage energy compared to BLO However, this deterioration in the leakage energy is offset by the reduction both in the shift and access component of the energy (cf. Fig. 13). Similarly, other decomposed approaches (e.g., naiveD, MLPD) induces a runtime penalty compared to their unified counterparts (e.g., naive, MLP).

BLOD achieves the most reduction in energy consumption compared to all other approaches. This is because the total energy consumption of RTM is largely dependent upon the number of bit shifts, which affect the shift energy and the runtime, which determine the leakage energy. Figs. 12 and 13 show the overall energy consumption and the energy breakdown of different placement approaches




Fig. 13. Energy consumption breakdown into shifts energy, leakage energy and access energy for various configurations. BLOD records the lowest shift and total energy consumption compared to all other configurations.

for the unified and the decomposed DBCs normalized to the naive placement. Compared to the naive solution, BLOD delivers a 61.7% reduction in the RTM energy consumption, compared to 52.6% in BLO and 45.8% in ShiftsReduce for the same baseline.

Fig. 13 highlights that the energy efficiency of BLOD compared to existing unified approaches is achieved via a significant reduction in the energy consumed by the shift operation and a slight reduction in the access energy. The leakage energy, compared to the naive solution (NaiveD), is also reduced by 44.7%. The improvement in the shift energy is due to reduced shift cost, while the reason for the leakage energy saving is the reduced runtime (cf. Fig. 11). Compared to the unified BLO solution, despite an increase in the leakage energy by 16.2%, the decomposed approach consumes 17.3% less energy. Overall, for the naive baseline (Naive), BLOD on average achieves (95.3%, 35%, 21.5%, 17.3%, 150%, 1.7%) more energy reduction compared to (Chen, ShiftsReduce, MLP, BLO, naiveD, MLPD).

7 RELATED WORK

A rich body of research has explored the efficient employment of RTM at various levels in the memory hierarchy for numerous application domains and system setups. In this context, optimization techniques for RTM have been proposed to facilitate their adoption in the register file [18], [19], [20], scratchpads [2], [21], [22], caches [23], [24], [25], [26], [27], [28], [29], [30], network-on-chip [31], off-chip memory [32], and solid state drives [33]. Therefore, RTM can be fitted in all levels of the memory hierarchy, making it a promising candidate for universal memory.

To provide performance, area, and energy benefits, various optimizations have been proposed in the literature at cell-level [28], circuit-level [29], layout-level [27], [30], [34], and cross-level [35]. RTM's leakage power and capacity advantages give it a competitive edge over existing memory technologies, but the expensive shift operations present a daunting challenge. In this context, various techniques for RTM shift cost reduction have been proposed, such as runtime data swapping [25], [28], [36], data compression [26], [37], preshifting [18], [38], access port management [24], [25], [28], intelligent instruction [39], and data placement [2], [3]. For data placement, Chen et al. in [3] present a heuristic appending data objects according to the adjacency information sequentially. Khan et al. in [2] formulate the data placement problem with an integer linear programming and further propose ShiftsReduce heuristic to enhance the previous heuristic by introducing a tie-breaking scheme and a two-directional objects grouping mechanism assuming a single access port RTMs. Whereas the above techniques are generalized solutions, this work considers the data objects of decision trees where the dependencies between tree nodes strictly limit possible access patterns.

Recently, it has been shown that domain-specific approaches not only guarantee better performance and energy consumption but also enable better predictability of the runtime [21]. In fact, the studied problem can be treated as an instance of the quadratic assignment problem (QAP), which was introduced in 1957 [40], considering the problem of allocating a set of facilities to a set of locations. When the facilities are all in a line (like the locations within in a DBC), such a special case is named the *linear ordering/arrangement* problem [7]. Suppose that the number of vertices is m and the length of an edge is defined as the linear distance between the vertices involved. Specifically, for tree graphs, the common objective is to minimize the sum of edge lengths as the total shift cost in this work. For undirected trees, Shiloach proposes an $O(m^{2.2})$ algorithm [41]. For directed trees, Adolphson and Hu in [6] present an algorithm to derive an optimal placement in $O(m\log m)$. For the studied problem of this work, Adolphson and Hu's algorithm is no longer optimal since the additional distance induced by shifting back a nanowire from leaves to the root between two inferences needs to be considered.

The imperfection in the fabrication technologies and fluctuation in the current density required for the shift operation may cause pinning faults and position errors in RTMs. Of late, many position error detection and correction schemes have been proposed to guard RTMs against such errors and improve their reliability [11], [42], [43]. This work focuses on reducing the shift operations in RTMs, which indirectly reduces the probability of position error but does not explicitly consider this aspect.

8 CONCLUSION

In this paper, we present BLO, a domain-specific placement heuristic for decision trees on RTM. BLO exploits the knowledge of the internal structure of decision trees and the profiled probabilities for nodes being accessed, which are gathered on a previously known dataset. BLO bases on an optimal algorithm to solve the OLO problem for rooted trees [6] and eliminates the main reason for improper placements on RTM. We introduce two different approaches to organization decision trees on racetrack memory. The decomposed organization decouples the storage of decision tree nodes and allows optimization regarding memory space consumption.

BLO causes at most $4\times$ of the RTM shifts than the optimal placement on the unified organization. The upper bound is proven to be $12\times$ on the decomposed organization approach. Our empirical evaluations show that BLOD delivers the best bit shifts reduction for the most realistic use-case of decision trees (depth 5) (geomean of 80%). In terms of runtime, BLO compared to BLOD performs better due to the longer stalls in BLOD pointers' DBCs. In terms of energy consumption, BLOD outperforms all other configurations.

REFERENCES

- R. Bläsing et al., "Magnetic racetrack memory: From physics to the cusp of applications within a decade," *Proc. IEEE*, vol. 108, no. 8, pp. 1303–1321, Aug. 2020.
- [2] A. A. Khan, F. Hameed, R. Bläsing, S. S. P. Parkin, and J. Castrillon, "ShiftsReduce: Minimizing shifts in racetrack memory 4.0," ACM Trans. Archit. Code Optim., vol. 16, Dec. 2019, Art. no. 56.
- [3] X. Chen, E. H.-M. Sha, Q. Zhuge, C. J. Xue, W. Jiang, and Y. Wang, "Efficient data placement for improving data access performance on Domain-Wall memory," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 24, no. 10, pp. 3094–3104, Oct. 2016.
- [4] C. Hakert, A. A. Khan, K.-H. Chen, F. Hameed, J. Castrillon, and J.-J. Chen, "BLOwing trees to the ground: Layout optimization of decision trees on racetrack memory," in *Proc. IEEE 58th Annu. Des. Automat. Conf.*, 2021, pp. 1111–1116.
- [5] S. Buschjäger and K. Morik, "Decision tree and random forest implementations for fast filtering of sensor data," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 1, pp. 209–222, Jan. 2018.

- [6] D. Adolphson and T. C. Hu, "Optimal linear ordering," SIAM J. Appl. Math., vol. 25, pp. 403–423, 1973.
- [7] R. E. Burkard, E. Çela, P. M. Pardalos, and L. S. Pitsoulis, *The Quadratic Assignment Problem*. Berlin, Germany: Springer, 1998, pp. 1713–1809.
- [8] J. Díaz, J. Petit, and M. Serna, "A survey of graph layout problems," ACM Comput. Surv., vol. 34, pp. 313–356, Sep. 2002.
- [9] M. R. Garey and D. S. Johnson, *Computers and Intractability: A Guide to the Theory of NP-Completeness*. New York, NY, USA: W. H. Freeman & Co., 1979.
- [10] K. Skodinis, "Computing optimal linear layouts of trees in linear time," in Proc. Eur. Symp. Algorithms, 2000, pp. 403–414.
- [11] S. Ollivier, D. Kline, R. Kawsher, R. Melhem, S. Bhanja, and A. K. Jones, "Leveraging transverse reads to correct alignment faults in domain wall memories," in *Proc. 49th Annu. IEEE/IFIP Int. Conf. Dependable Syst. Netw.*, 2019, pp. 375–387.
- [12] S. Buschjäger, K.-H. Chen, J.-J. Chen, and K. Morik, "Realization of random forest for real-time evaluation through tree framing," in *Proc. IEEE Int. Conf. Data Mining*, 2018, pp. 19–28.
- [13] D. Dua and C. Graff, "UCI machine learning repository," Sch. Inf. Comput. Sci., Univ. California, Irvine, CA, USA, 2017. [Online]. Available: http://archive.ics.uci.edu/ml
- [14] L. Deng, "The mnist database of handwritten digit images for machine learning research," *IEEE Signal Process. Mag.*, vol. 29, no. 6, pp. 141–142, 2012.
- [15] F. Pedregosa et al., "Scikit-learn: Machine learning in Python," J. Mach. Learn. Res., vol. 12, pp. 2825–2830, 2011.
- [16] B. Bixby, "The gurobi optimizer," Transp. Re-Search Part B, vol. 41, pp. 159–178, 2007.
- [17] A. A. Khan, A. Goens, F. Hameed, and J. Castrillon, "Generalized data placement strategies for racetrack memories," in *Proc. IEEE Des. Automat. Test Eur. Conf. Exhib.*, 2020, pp. 1502–1507.
- [18] E. Atoofian, "Reducing shift penalty in Domain wall memory through register locality," in Proc. IEEE Int. Conf. Compilers Archit. Synth. Embedded Syst., 2015, pp. 177–186.
- [19] M. Moeng, H. Xu, R. Melhem, and A. K. Jones, "ContextPreRF: Enhancing the performance and energy of GPUs with nonuniform register access," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 24, no. 1, pp. 343–347, Jan. 2016.
- [20] M. Mao, W. Wen, Y. Zhang, Y. Chen, and H. Li, "Exploration of GPGPU register file architecture using domain-wall-shift-write based racetrack memory," in *Proc. IEEE 51st Annu. Des. Automat. Conf.*, 2014, pp. 1–6.
- [21] A. A. Khan, N. A. Rink, F. Hameed, and J. Castrillon, "Optimizing tensor contractions for embedded devices with racetrack memory scratch-pads," in *Proc. Int. Conf. Lang. Compilers Tools Embedded Syst.*, 2019, pp. 5–18.
 [22] H. Mao, C. Zhang, G. Sun, and J. Shu, "Exploring data placement
- [22] H. Mao, C. Zhang, G. Sun, and J. Shu, "Exploring data placement in racetrack memory based scratchpad memory," in *Proc. IEEE Non-Volatile Memory Syst. Appl. Symp.*, 2015, pp. 1–5.
- [23] H. Xu, Y. Alkabani, R. Melhem, and A. K. Jones, "FusedCache: A naturally inclusive, racetrack memory, dual-level private cache," *IEEE Trans. Multi-Scale Comput. Syst.*, vol. 2, no. 2, pp. 69–82, Apr.–Jun. 2016.
- [24] R. Venkatesan, V. Kozhikkottu, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan, "TapeCache: A high density, energy efficient cache based on domain wall memory," in *Proc. ACM*/ *IEEE Int. Symp. Low Power Electron. Des.*, 2012, pp. 185–190.
- [25] R. Venkatesan et al., "Cache design with Domain Wall memory," IEEE Trans. Comput., vol. 65, no. 4, pp. 1010–1024, Apr. 2016.
- [26] H. Xu, Y. Li, R. Melhem, and A. K. Jones, "Multilane racetrack caches: Improving efficiency through compression and independent shifting," in *Proc. IEEE 20th Asia South Pacific Des. Automat. Conf.*, 2015, pp. 417–422.
- [27] C. Zhang, G. Sun, W. Zhang, F. Mi, H. Li, and W. Zhao, "Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power," in *Proc. 20th Asia South Pacific Des. Automat. Conf.*, 2015, pp. 100–105.
- [28] Z. Sun, X. Bi, W. Wu, S. Yoo, and H. Li, "Array organization and data management exploration in racetrack memory," *IEEE Trans. Comput.*, vol. 65, no. 4, pp. 1041–1054, Apr. 2016.
- [29] S. Motaman, A. Iyengar, and S. Ghosh, "Synergistic circuit and system design for energy-efficient and robust domain wall caches," in *Proc.* ACM/IEEE Int. Symp. Low Power Electron. Des., 2014, pp. 195–200.
- [30] Z. Sun, X. Bi, A. K. Jones, and H. Li, "Design exploration of racetrack lower-level caches," in *Proc. IEEE/ACM Int. Symp. Low Power Electron. Des.*, 2014, pp. 263–266.

- [31] D. Kline, H. Xu, R. Melhem, and A. K. Jones, "Domain-wall memory buffer for low-energy NoCs," in *Proc. 52nd ACM/EDAC/IEEE Des. Automat. Conf.*, 2015, pp. 1-6.
- [32] Q. Hu, G. Sun, J. Shu, and C. Zhang, "Exploring main memory design based on racetrack memory technology," in *Proc. Int. Great Lakes Symp. VLSI*, 2016, pp. 397–402.
- [33] E. Park, S. Yoo, S. Lee, and H. Li, "Accelerating graph computation with racetrack memory and pointer-assisted graph representation," in *Proc. IEEE Des. Automat. Test Eur. Conf. Exhib.*, 2014, pp. 1–4.
- [34] S. Motaman, A. S. Iyengar, and S. Ghosh, "Domain wall memorylayout, circuit and synergistic systems," *IEEE Trans. Nanotechnol.*, vol. 14, no. 2, pp. 282–291, Mar. 2015.
- [35] G. Sun et al., "From device to system: Cross-layer design exploration of racetrack memory," in *Proc. IEEE Des. Automat. Test Europe Conf. Exhib.*, 2015, pp. 1018–1023.
- [36] Z. Sun, W. Wu, and H. Li, "Cross-layer racetrack memory design for ultra high density and low power consumption," in *Proc. 50th* ACM/EDAC/IEEE Des. Automat. Conf., 2013, pp. 1–6.
- [37] A. Ranjan, S. G. Ramasubramanian, R. Venkatesan, V. Pai, K. Roy, and A. Raghunathan, "DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes," in *Proc. IEEE Des. Automat. Test Eur. Conf. Exhib.*, 2015, pp. 181–186.
- [38] A. Colaso, P. Prieto, P. Abad, J. A. Gregorio, and V. Puente, "Architecting racetrack memory preshift through pattern-based prediction mechanisms," in *Proc. IEEE Int. Parallel Distrib. Process. Symp.*, 2019, pp. 273–282.
 [39] J. Multanen, P. Jääskeläinen, A. A. Khan, F. Hameed, and J. Cas-
- [39] J. Multanen, P. Jääskeläinen, A. A. Khan, F. Hameed, and J. Castrillon, "SHRIMP: Efficient instruction delivery with domain wall memory," in *Proc. IEEE Int. Symp. Low Power Electron. Des.*, 2019, pp. 1–6.
- [40] T. C. Koopmans and M. Beckmann, "Assignment problems and the location of economic activities," *Econometrica*, vol. 25, pp. 53–76, 1957.
- [41] Y. Shiloach, "A minimum linear arrangement algorithm for undirected trees," SIAM J. Comput., vol. 8, pp. 15–32, 1979.
- [42] C. Zhang et al., "Hi-fi playback: Tolerating position errors in shift operations of racetrack memory," in *Proc. ACM/IEEE 42nd Annu. Int. Symp. Comput. Archit.*, 2015, pp. 694–706.
- [43] A. Vahid, G. Mappouras, D. J. Sorin, and A. R. Calderbank, "Correcting two deletions and insertions in racetrack memory," 2017, arXiv:1701.06478.



Christian Hakert received the master's degree in computer science from TU Dortmund, in 2019. He is a research associate with TU Dortmund in the Group of Design Automation for Embedded Systems with Prof. Jian-Jia Chen. He received the best student award "Jahrgangsbestenpreis" for his master degree in 2019. His research interests include the support and application of non-volatile main memories in system software and operating systems.



Asif Ali Khan is a researcher at the chair for compiler construction with the Computer Science Department, TU Dresden, Germany. His research interests include computer architecture, heterogeneous memories, and compiler support for the memory system. Currently, his research mainly focuses on exploring the emerging non-volatile memory technologies in the memory sub systems and their optimizations for various metrics.



Kuan-Hsun Chen received the master's degree in computer science from National Tsing Hua University (Taiwan), in 2013, and the PhD (Dr-Ing) degree in computer science from TU Dortmund University with a distinction "Summa cum Laude" in 2019. He is a tenured assistant professor with the Department of Computer Science, University of Twente in the Netherlands. From August 2019 to August 2021, he was a postdoc with TU Dortmund University in Germany. His research interests include real-time embedded systems, architecture-aware software design, and dependable computing.

IEEE TRANSACTIONS ON COMPUTERS, VOL. 72, NO. 5, MAY 2023



Fazal Hameed received the PhD (Dr-Ing) degree in computer science from the Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany, in 2015. He joined the chair for compiler construction with the TU Dresden (Dresden, Germany) as post-doctoral researcher in March 2016. Before, he worked on a similar position at the chair of Dependable and Nano Computing (CDNC) Karlsruhe Institute of Technology (KIT), Germany. He is currently affiliated with the Institute of Space Technology, Islamabad, Pakistan. He mainly works in the architecture

group with a focus on memories. He was a recipient of the CODES+ISSS 2013 Best Paper Nomination for his work on DRAM cache management in multicore systems. He has served as an external reviewer for major conferences in embedded systems and computer architecture.



Jeronimo Castrillon (Senior Member, IEEE) received the electronics engineering degree from the Pontificia Bolivariana University, Colombia, in 2004, the master's degree from the ALaRI Institute, Switzerland, in 2006, and the PhD degree (Dr-Ing) with honors from the RWTH Aachen University, Germany, in 2013. He is a professor with the Department of Computer Science, TU Dresden, where he is also affiliated with the Center for Advancing Electronics Dresden (CfAED). He is the head of the chair for compiler construction,

with research focus on methodologies, languages, tools and algorithms for programming complex computing systems. In 2014, he co-founded Silexica GmbH/Inc, a company that provides programming tools for embedded multicore architectures.



Jian-Jia Chen (Senior Member, IEEE) received the BS degree from the Department of Chemistry, National Taiwan University, in 2001, and the PhD degree from the Department of Computer Science and Information Engineering, National Taiwan University, Taiwan, in 2006. He is professor with the Department of Informatics, TU Dortmund University in Germany. He was junior professor with the Department of Informatics, Karlsruhe Institute of Technology (KIT) in Germany from May 2010 to March 2014. Between January 2008

and April 2010, he was a postdoctoral researcher with ETH Zurich, Switzerland. His research interests include real-time systems, embedded systems, energy-efficient scheduling, power-aware designs, temperature-aware scheduling, and distributed computing. He received the European Research Council (ERC) Consolidator Award in 2019. He has received more than 10 best paper awards and Outstanding Paper awards and has involved in Technical Committees in many international conferences.

▷ For more information on this or any other computing topic, please visit our Digital Library at www.computer.org/csdl.