FPGA Implementation of 5-bit Non-Uniform Quantization LDPC Code for High-speed PON

This paper proposes and verifies a resource-efficient 5-bit non-uniform quantization LDPC code for LLR processing. This low power consumption and low latency LDPC decoding method is promising for future high-speed PON.