Accelerating Cycles of Learning for Silicon Heterojunction Architectures: Experimental Design and Data-Driven Degradation Pathway Prediction | IEEE Conference Publication | IEEE Xplore