A 60 GHz Carrier Recovery Circuit in CMOS 28nm FD SOI for BPSK/QPSK PLL-less High Data Rate Receivers | IEEE Conference Publication | IEEE Xplore