Path Margin Monitor for Silicon Lifecycle | IEEE Conference Publication | IEEE Xplore