Lithography process optimization to realize RDL layers on high topography wafers for heterogeneous integration | IEEE Conference Publication | IEEE Xplore